Pradeep Subedi
Orcid: 0000-0003-4281-9674
According to our database1,
Pradeep Subedi
authored at least 30 papers
between 2013 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Residual-INR: Communication Efficient On-Device Learning Using Implicit Neural Representation.
CoRR, 2024
ICGMM: CXL-enabled Memory Expansion with Intelligent Caching Using Gaussian Mixture Model.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
2023
Future Gener. Comput. Syst., May, 2023
SRC: Mitigate I/O Throughput Degradation in Network Congestion Control of Disaggregated Storage Systems.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2023
DIRS: Dynamic Initial Rate Setting in Congestion Control for Disaggregated Storage Systems.
Proceedings of the International Conference on Computing, Networking and Communications, 2023
Proceedings of the 30th IEEE International Conference on High Performance Computing, 2023
2022
The Exascale Framework for High Fidelity coupled Simulations (EFFIS): Enabling whole device modeling in fusion science.
Int. J. High Perform. Comput. Appl., 2022
Assembling Portable In-Situ Workflow from Heterogeneous Components using Data Reorganization.
Proceedings of the 22nd IEEE International Symposium on Cluster, 2022
2021
Exploring the Role of Machine Learning in Scientific Workflows: Opportunities and Challenges.
CoRR, 2021
Strategies for Democratization of Supercomputing: Availability, Accessibility and Usability of High Performance Computing for Education and Practice of Big Data Analytics.
CoRR, 2021
Proceedings of the 2021 IEEE Workshop on Workflows in Support of Large-Scale Science (WORKS), 2021
Facilitating Staging-based Unstructured Mesh Processing to Support Hybrid In-Situ Workflows.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2021
Proceedings of the 28th IEEE International Conference on High Performance Computing, 2021
Proceedings of the IEEE International Conference on Cluster Computing, 2021
2020
ACM Trans. Parallel Comput., 2020
Exploring Trade-offs in Dynamic Task Triggering for Loosely Coupled Scientific Workflows.
CoRR, 2020
Proceedings of the 5th IEEE/ACM International Workshop on Extreme Scale Programming Models and Middleware, 2020
Proceedings of the IEEE International Conference on Cluster Computing, 2020
2019
Proceedings of the International Conference for High Performance Computing, 2019
Leveraging Machine Learning for Anticipatory Data Delivery in Extreme Scale In-situ Workflows.
Proceedings of the 2019 IEEE International Conference on Cluster Computing, 2019
2018
Stacker: an autonomic data movement engine for extreme-scale data staging-based in-situ workflows.
Proceedings of the International Conference for High Performance Computing, 2018
Exploring Power Budget Scheduling Opportunities and Tradeoffs for AMR-Based Applications.
Proceedings of the 30th International Symposium on Computer Architecture and High Performance Computing, 2018
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium, 2018
2016
CoARC: Co-operative, Aggressive Recovery and Caching for Failures in Erasure Coded Hadoop.
Proceedings of the 45th International Conference on Parallel Processing, 2016
2015
FINGER: A novel erasure coding scheme using fine granularity blocks to improve Hadoop write and update performance.
Proceedings of the 10th IEEE International Conference on Networking, 2015
PPM: A Partitioned and Parallel Matrix Algorithm to Accelerate Encoding/Decoding Process of Asymmetric Parity Erasure Codes.
Proceedings of the 44th International Conference on Parallel Processing, 2015
2014
Proceedings of the 2014 USENIX Annual Technical Conference, 2014
A hybrid erasure-coded ECC scheme to improve performance and reliability of solid state drives.
Proceedings of the IEEE 33rd International Performance Computing and Communications Conference, 2014
2013
A Comprehensive Analysis of XOR-Based Erasure Codes Tolerating 3 or More Concurrent Failures.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013