Rafael Gadea Gironés

According to our database1, Rafael Gadea Gironés authored at least 27 papers between 1999 and 2018.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
Optimization of Deep Neural Networks Using SoCs with OpenCL.
Sensors, 2018

2015
Evolutionary optimization of neural networks with heterogeneous computation: study and implementation.
J. Supercomput., 2015

2013
Experimental Platform for Accelerate the Training of ANNs with Genetic Algorithm and Embedded System on FPGA.
Proceedings of the Natural and Artificial Computation in Engineering and Medical Applications, 2013

2011
Octree-based, GPU implementation of a continuous cellular automaton for the simulation of complex, evolving surfaces.
Comput. Phys. Commun., 2011

2010
Approximate k-NN delta test minimization method using genetic algorithms: Application to time series.
Neurocomputing, 2010

2009
A 2D Positioning Application in PET Using ANNs.
Proceedings of the Encyclopedia of Artificial Intelligence (3 Volumes), 2009

A mixed hardware-software approach to flexible Artificial Neural Network training on FPGA.
Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, 2009

RCGA-S/RCGA-SP Methods to Minimize the Delta Test for Regression Tasks.
Proceedings of the Bio-Inspired Systems: Computational and Ambient Intelligence, 2009

2008
A hardware design of a massive-parallel, modular NN-based vector quantizer for real-time video coding.
Microprocess. Microsystems, 2008

A Mixed Hardware/Software SOFM Training System.
Computación y Sistemas, 2008

SoC-Based Implementation of the Backpropagation Algorithm for MLP.
Proceedings of the 8th International Conference on Hybrid Intelligent Systems (HIS 2008), 2008

2007
A wavelet-VQ system for real-time video compression.
J. Real Time Image Process., 2007

Incidence Position Estimation in a PET Detector Using a Discretized Positioning Circuit and Neural Networks.
Proceedings of the Computational and Ambient Intelligence, 2007

2006
A Novel FPGA Architecture of a 2-D Wavelet Transform.
J. VLSI Signal Process., 2006

An active methodology for teaching electronic systems design.
IEEE Trans. Educ., 2006

2005
FPGA Implementation of a Pipelined On-Line Backpropagation.
J. VLSI Signal Process., 2005

A Tool for Implementing and Exploring SBM Models: Universal 1D Invertible Cellular Automata.
Proceedings of the Mechanisms, 2005

2004
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices.
Microprocess. Microsystems, 2004

FPGA Implementations of the RNR Cellular Automata to Model Electrostatic Field.
Proceedings of the High Performance Computing for Computational Science, 2004

FPGA Custom DSP for ECG Signal Analysis and Compression.
Proceedings of the Field Programmable Logic and Application, 2004

2003
Implementing a Margolus Neighborhood Cellular Automata on a FPGA.
Proceedings of the Artificial Neural Nets Problem Solving Methods, 2003

FPGA Implementation of Adaptive Non-linear Predictors for Video Compression.
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003

On the Implementation of a Margolus Neighborhood Cellular Automata on FPGA.
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003

2000
Artificial Neural Network Implementation on a Single FPGA of a Pipelined On-Line Backpropagation.
Proceedings of the 13th International Symposium on System Synthesis, 2000

The Role of the Embedded Memories in the Implementation of Artificial Neural Networks.
Proceedings of the Field-Programmable Logic and Applications, 2000

1999
Forward-Backward Parallelism in On-Line Backpropagation.
Proceedings of the Engineering Applications of Bio-Inspired Artificial Neural Networks, 1999

Implementation with FPGAs of a pipelined on-line backpropagation.
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999


  Loading...