Rahul Parhi
Orcid: 0000-0002-1971-7699
  According to our database1,
  Rahul Parhi
  authored at least 24 papers
  between 2015 and 2025.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
- 
    on orcid.org
On csauthors.net:
Bibliography
  2025
    CoRR, September, 2025
    
  
Stable Minima of ReLU Neural Networks Suffer from the Curse of Dimensionality: The Neural Shattering Phenomenon.
    
  
    CoRR, June, 2025
    
  
    CoRR, March, 2025
    
  
    SIAM J. Math. Data Sci., 2025
    
  
A Gap Between the Gaussian RKHS and Neural Networks: An Infinite-Center Asymptotic Analysis.
    
  
    Proceedings of the Thirty Eighth Annual Conference on Learning Theory, 2025
    
  
  2024
Distributional Extension and Invertibility of the \(\boldsymbol{k}\)-Plane Transform and Its Dual.
    
  
    SIAM J. Math. Anal., 2024
    
  
Variation Spaces for Multi-Output Neural Networks: Insights on Multi-Task Learning and Network Compression.
    
  
    J. Mach. Learn. Res., 2024
    
  
  2023
    IEEE Signal Process. Mag., September, 2023
    
  
    IEEE Trans. Inf. Theory, February, 2023
    
  
The Sparsity of Cycle Spinning for Wavelet-Based Solutions of Linear Inverse Problems.
    
  
    IEEE Signal Process. Lett., 2023
    
  
    CoRR, 2023
    
  
Vector-Valued Variation Spaces and Width Bounds for DNNs: Insights on Weight Decay Regularization.
    
  
    CoRR, 2023
    
  
  2022
What Kinds of Functions Do Deep Neural Networks Learn? Insights from Variational Spline Theory.
    
  
    SIAM J. Math. Data Sci., 2022
    
  
On Continuous-Domain Inverse Problems with Sparse Superpositions of Decaying Sinusoids as Solutions.
    
  
    Proceedings of the IEEE International Conference on Acoustics, 2022
    
  
  2021
    J. Mach. Learn. Res., 2021
    
  
  2020
    CoRR, 2020
    
  
  2019
  2018
    Proceedings of the Financial Cryptography and Data Security, 2018
    
  
  2015
Fault-tolerant ripple-carry binary adder using partial triple modular redundancy (PTMR).
    
  
    Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015