Rajender Kumar Sharma

According to our database, Rajender Kumar Sharma authored at least 3 papers between 2017 and 2018.

Collaborative distances:

• no known Dijkstra number.
• no known Erdős number.

2018

Low power low voltage CMOS full adder cells based on energy-efficient architecture.

Pankaj Kumar, Rajender Kumar Sharma

Int. J. Comput. Appl. Technol., 2018

2017

An Energy Efficient Logic Approach to Implement CMOS Full Adder.

Pankaj Kumar, Rajender Kumar Sharma

J. Circuits Syst. Comput., 2017

Low-Power and Area-Efficient Parallel Multiplier Design Using Two-Dimensional Bypassing.

Pankaj Kumar, Rajender Kumar Sharma

J. Circuits Syst. Comput., 2017