Robert H. Klenke

According to our database1, Robert H. Klenke authored at least 36 papers between 1992 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2019
A multilevel cybersecurity and safety monitor for embedded cyber-physical systems: WIP abstract.
Proceedings of the 10th ACM/IEEE International Conference on Cyber-Physical Systems, 2019

2018
A Multilevel Cybersecurity and Safety Monitor for Embedded Cyber-Physical Systems.
CoRR, 2018

2013
RAMS: a fast, low-fidelity, multiple agent discrete-event simulator.
Proceedings of the 2013 Summer Simulation Multiconference, 2013

Initial evaluation of an IEEE 802.11s-based mobile ad-hoc network for collaborative Unmanned Aerial Vehicles.
Proceedings of the International Conference on Connected Vehicles and Expo, 2013

2011
Introducing MicroBlaze as an infrastructure for performance modeling.
Proceedings of the 2011 IEEE International Conference on Microelectronic Systems Education, 2011

Microblaze: an application-independent fpga-based profiler (abstract only).
Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011

2010
Application-Independent FPGA-based Profiling.
Proceedings of the 2010 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2010

Embedded Systems Performance Modeling using FPGA-based Profiling.
Proceedings of the 2010 International Conference on Embedded Systems & Applications, 2010

2007
Experiences Using the Xilinx Microblaze Softcore Processor and uCLinux in Computer Engineering Capstone Senior Design Projects.
Proceedings of the IEEE International Conference on Microelectronic Systems Education, 2007

2005
A UAV-Based Computer Engineering Capstone Senior Design Project.
Proceedings of the 2005 International Conference on Microelectronics Systems Education, 2005

Design and fabrication of a digitally synthesized, digitally controlled ring oscillator.
Proceedings of the Third IASTED International Conference on Circuits, 2005

2003
Teaching computer design using virtual prototyping.
IEEE Trans. Education, 2003

A New Hardware/Software Codesign Environment and Senior Capstone Design Project for Computer Engineering.
Proceedings of the 2003 International Conference on Microelectronics Systems Education, 2003

A Proposed Modeling Environment to Teach Performance Modeling and Hardware/Software Codesign to Senior Undergraduates.
Proceedings of the 2003 International Conference on Microelectronics Systems Education, 2003

Performance-Based System Design Education.
Proceedings of the 2003 International Conference on Microelectronics Systems Education, 2003

2001
Performance Modeling of Hierarchical Crossbar-Based Multicomputer Systems.
IEEE Trans. Computers, 2001

Interfaces for mixed-level simulation with sequential elements.
Journal of Systems Architecture, 2001

Design of a 32-Bit Microprocessor in an Undergraduate VLSI Design Course.
Proceedings of the 2001 International Conference on Microelectronics Systems Education, 2001

A Hardware/Software Codesign Senior Capstone Design Project in Computer Engineering.
Proceedings of the 2001 International Conference on Microelectronics Systems Education, 2001

2000
Dynamic Access Ordering for Streamed Computations.
IEEE Trans. Computers, 2000

System level testability analysis using Petri nets.
Proceedings of the IEEE International High-Level Design Validation and Test Workshop 2000, 2000

1999
Performance Modeling and Analysis in VHDL.
Proceedings of the VLSI Handbook., 1999

Resolving unknown inputs in mixed-level simulation with sequential elements.
IEEE Trans. on CAD of Integrated Circuits and Systems, 1999

Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory.
Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, 1999

1998
Smarter Memory: Improving Bandwidth for Streamed References.
IEEE Computer, 1998

A Top-Down Design Environment for Developing Pipelined Datapaths.
Proceedings of the 35th Conference on Design Automation, 1998

1997
An undergraduate advanced computer design course using virtual-prototyping.
Proceedings of the 1997 IEEE International Conference on Microelectronic Systems Education, 1997

An Integrated Design Environment for Performance and Dependability Analysis.
Proceedings of the 34st Conference on Design Automation, 1997

1996
An analysis of fault partitioned parallel test generation.
IEEE Trans. on CAD of Integrated Circuits and Systems, 1996

An analysis of fault partitioning algorithms for fault partitioned ATPG.
Proceedings of the 14th IEEE VLSI Test Symposium (VTS'96), April 28, 1996

Design and Evaluation of Dynamic Access Ordering Hardware.
Proceedings of the 10th international conference on Supercomputing, 1996

1995
Refinement of system-level designs using hybrid modeling.
Proceedings of the 1st IEEE International Conference on Engineering of Complex Computer Systems (ICECCS '95), 1995

1994
Experimental Implementation of Dynamic Access Ordering.
Proceedings of the 27th Annual Hawaii International Conference on System Sciences (HICSS-27), 1994

1993
Parallelization methods for circuit partitioning based parallel automatic test pattern generation.
Proceedings of the 11th IEEE VLSI Test Symposium (VTS'93), 1993

Workstation Based Parallel Test Generation.
Proceedings of the Proceedings IEEE International Test Conference 1993, Designing, Testing, and Diagnostics, 1993

1992
Parallel-Processing Techniques for Automatic Test Pattern Generation.
IEEE Computer, 1992


  Loading...