Sebastian Wallner

According to our database1, Sebastian Wallner authored at least 18 papers between 2003 and 2015.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
Secure and interference-robust ISO/IEC 18000-63 compatible UHF-RFID tags by cryptographic authentication primitives.
Int. J. Radio Freq. Identif. Technol. Appl., 2015

Ein ganzheitliches IT-Sicherheitskonzept für Industrie 4.0 Infrastrukturen.
Datenschutz und Datensicherheit, 2015

2013
ISO 14443A active load modulation technology and its integration in the micro-SD card form factor.
Int. J. Radio Freq. Identif. Technol. Appl., 2013

2008
Secure communication in microcomputer bus systems for embedded devices.
J. Syst. Archit., 2008

2007
Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines.
Proceedings of the 2007 International Conference on Embedded Computer Systems: Architectures, 2007

2006
Configurable system-on-chip architecture for streaming and real-time applications in embedded devices.
PhD thesis, 2006

Ein IP-Core Design für Schlüsselaustausch, Stromchiffre und Identifikation auf ressourcenbeschränkten Geräten.
Proceedings of the Sicherheit 2006: Sicherheit, 2006

2005
Tree Parity Machine Rekeying Architectures.
IEEE Trans. Computers, 2005

A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization.
J. Syst. Archit., 2005

Micro-Task Processing in Heterogeneous Reconfigurable Systems.
J. Comput. Sci. Technol., 2005

A Key Establishment IP-Core for Ubiquitous Computing.
IACR Cryptol. ePrint Arch., 2005

Tree Parity Machine Rekeying Architectures for Embedded Security.
IACR Cryptol. ePrint Arch., 2005

Lightweight Key Exchange and Stream Cipher based solely on Tree Parity Machines.
IACR Cryptol. ePrint Arch., 2005

2004
A Low-Cost Solution for Frequent Symmetric Key Exchange in Ad-hoc Networks.
Proceedings of the 34. Jahrestagung der Gesellschaft für Informatik, 2004

Design Methodology of a Configurable System-on-Chip Architecture.
Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 2004

A Configurable System-on-Chip Architecture with Descriptors for Dynamic Reconfiguration.
Proceedings of the International Conference on Embedded Systems and Applications, 2004

A Configurable System-on-Chip Architecture for Embedded Devices.
Proceedings of the Advances in Computer Systems Architecture, 9th Asia-Pacific Conference, 2004

2003
A Reconfigurable Multi-threaded Architecture Model.
Proceedings of the Advances in Computer Systems Architecture, 2003


  Loading...