Shengbai Luo

Orcid: 0009-0007-5551-2897

According to our database1, Shengbai Luo authored at least 7 papers between 2023 and 2026.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
HIVE+: An Enhanced High-Priority Victim Cache to Accelerate GPU Memory Accesses.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2026

2025
SpMARD: A Sparse-Sparse Matrix Multiplication Accelerator with Reconfigurable Dataflow for DNN Workloads.
ACM Trans. Archit. Code Optim., September, 2025

HIVE: A High-Priority Victim Cache for Accelerating GPU Memory Accesses.
Proceedings of the 62nd ACM/IEEE Design Automation Conference, 2025

2024
SparGD: A Sparse GEMM Accelerator with Dynamic Dataflow.
ACM Trans. Design Autom. Electr. Syst., March, 2024

Understanding and Mitigating the Soft Error of Contrastive Language-Image Pre-training Models.
Proceedings of the IEEE International Test Conference in Asia, 2024

Sparm: A Sparse Matrix Multiplication Accelerator Supporting Multiple Dataflows.
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024

2023
A Hybrid Kernel Pruning Approach for Efficient and Accurate CNNs.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2023


  Loading...