Shih-Hsiung Chien

Orcid: 0000-0003-4721-4834

According to our database1, Shih-Hsiung Chien authored at least 12 papers between 2012 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
A 0.4-mA-Quiescent-Current, 0.00091%-THD+N Class-D Audio Amplifier With Low-Complexity Frequency Equalization for PWM-Residual- Aliasing Reduction.
IEEE J. Solid State Circuits, 2022

A -117dBc THD (-132dBc HD3) and 126dB DR Audio Decoder with Code-Change-Insensitive RT-DEM Algorithm and Circuit Technique for Relaxing Velocity Saturation Effect of Poly Resistors.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A 121dB DR, 0.0017% THD+N, 8× Jitter-Effect Reduction Digital-Input Class-D Audio Amplifier with Supply-Voltage-Scaling Volume Control and Series-Connected DSM.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

2020
23.5 A 0.41mA Quiescent Current, 0.00091% THD+N Class-D Audio Amplifier with Frequency Equalization for PWM-Residual-Aliasing Reduction.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2018
A Low Quiescent Current, Low THD+N Class-D Audio Amplifier With Area-Efficient PWM-Residual-Aliasing Reduction.
IEEE J. Solid State Circuits, 2018

A 0.96mA quiescent current, 0.0032% THD+N, 1.45W Class-D audio amplifier with area-efficient PWM-residual-aliasing reduction.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2016
A 2.4 mA Quiescent Current, 1 W Output Power Class-D Audio Amplifier With Feed-Forward PWM-Intermodulated-Distortion Reduction.
IEEE J. Solid State Circuits, 2016

12.6 Capacitor-current-sensor calibration technique and application in a 4-phase buck converter with load-transient optimization.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2015
A Monolithic Capacitor-Current-Controlled Hysteretic Buck Converter With Transient-Optimized Feedback Circuit.
IEEE J. Solid State Circuits, 2015

2014
An open-loop class-D audio amplifier with increased low-distortion output power and PVT-insensitive EMI reduction.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014

2012
Optimal Design for Delta-Sigma Modulators With Root Loci Inside Unit Circle.
IEEE Trans. Circuits Syst. II Express Briefs, 2012

A 100 W 5.1-Channel Digital Class-D Audio Amplifier With Single-Chip Design.
IEEE J. Solid State Circuits, 2012


  Loading...