Soumyajit Poddar

Orcid: 0000-0002-3476-2199

According to our database1, Soumyajit Poddar authored at least 20 papers between 2012 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
A CNN Hardware Accelerator Using Triangle-based Convolution.
ACM J. Emerg. Technol. Comput. Syst., 2022

Towards Power-Efficient Design of Myoelectric Controller based on Evolutionary Computation.
CoRR, 2022

Cardiac Anomaly Detection using Embedded Attractors Reconstructed from Multichannel ECG.
Proceedings of the 9th International Conference on Biomedical and Bioinformatics Engineering, 2022

2021
iKardo: An Intelligent ECG Device for Automatic Critical Beat Identification for Smart Healthcare.
IEEE Trans. Consumer Electron., 2021

High Performance Kernel Architecture for Convolutional Neural Network Acceleration.
J. Circuits Syst. Comput., 2021

SEAMBA: A Semi-Approximate Multiplier using Block-Based Approach and Rounding.
Proceedings of the 4th International Symposium on Devices, Circuits and Systems, 2021

2020
Survey on memory management techniques in heterogeneous computing systems.
IET Comput. Digit. Tech., 2020

Design of Hardware Accelerators for Fractal based Machine Learning Applications.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2020

Forearm Orientation Invariant Analysis for Surface Myoelectric Pattern Recognition.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2020

An Accelerated Prototype with Movidius Neural Compute Stick for Real-Time Object Detection.
Proceedings of the 3rd International Symposium on Devices, Circuits and Systems, 2020

Image Classification Based on Approximate Wavelet Transform and Transfer Learning on Deep Convolutional Neural Networks.
Proceedings of the 3rd International Symposium on Devices, Circuits and Systems, 2020

2019
Shift and Accumulate Convolution Processing Unit.
Proceedings of the TENCON 2019, 2019

Hardware Efficient Convolution Processing Unit for Deep Neural Networks.
Proceedings of the 2nd International Symposium on Devices, Circuits and Systems, 2019

2017
OTORNoC: Optical tree of rings network on chip for 1000 core systems.
Proceedings of the 7th International Symposium on Embedded Computing and System Design, 2017

2016
Design of a High-Performance CDMA-Based Broadcast-Free Photonic Multi-Core Network on Chip.
ACM Trans. Embed. Comput. Syst., 2016

2015
Adaptive CDMA based multicast method for photonic networks on chip.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015

Multicore ICs: Recent Trends in Developing Methodologies and Frameworks for Simulation.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2015

2013
An Area and Power Efficient Dynamic TDMA Based Photonic Network on Chip.
Proceedings of the 2013 International Symposium on Electronic System Design, 2013

2012
A Photonic Network on Chip with CDMA Links.
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012

Design of an NoC with on-chip photonic interconnects using adaptive CDMA links.
Proceedings of the IEEE 25th International SOC Conference, 2012


  Loading...