Sourabh Panwar
Orcid: 0000-0002-5987-1615
According to our database1,
Sourabh Panwar authored at least 3 papers
between 2024 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
Self-SHE Pulse-Enabled 2-D Material-Based SOT-MTJ: A Scalable and Energy-Efficient Write Circuit for LiM Architectures.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., March, 2026
2024
Impact of S/D Extension Length and Sheet Stacking on Transient Behavior of Nanosheet FETs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Proposal & Investigation of Schottky Ring Engineered Reconfigurable Nanowire Transistor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024