Sucheta Mohapatra

Orcid: 0000-0003-2200-4224

Affiliations:
  • Portland State University, OR, USA


According to our database1, Sucheta Mohapatra authored at least 5 papers between 2014 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Fast Buffer Count Estimation in 3D IC Floorplanning.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

2016
Performance optimization and power efficiency in 3D IC with buffer insertion scheme.
Proceedings of the 29th IEEE International System-on-Chip Conference, 2016

Buffered Interconnects in 3D IC Layout Design.
Proceedings of the 18th System Level Interconnect Prediction Workshop, 2016

2015
Dynamic nets-to-TSVs assignment in 3D floorplanning.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
3D floorplanning with nets-to-TSVs assignment.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014


  Loading...