Sundar Iyer

According to our database1, Sundar Iyer authored at least 16 papers between 2000 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
Hardware/Software Codesign to Optimize SoC Device Battery Life.
Computer, 2013

Mempack: an order of magnitude reduction in the cost, risk, and time for memory compiler certification.
Proceedings of the Design, Automation and Test in Europe, 2013

2012
Versatile refresh: low complexity refresh scheduling for high-throughput multi-banked eDRAM.
Proceedings of the ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, 2012

2008
Load balancing and parallelism for the internet.
PhD thesis, 2008

Designing packet buffers for router linecards.
IEEE/ACM Trans. Netw., 2008

2005
Practical algorithms for performance guarantees in buffered crossbars.
Proceedings of the INFOCOM 2005. 24th Annual Joint Conference of the IEEE Computer and Communications Societies, 2005

2003
Analysis of the parallel packet switch architecture.
IEEE/ACM Trans. Netw., 2003

Using constraint sets to achieve delay bounds in CIOQ switches.
IEEE Commun. Lett., 2003

An approach to alleviate link overload as observed on an IP backbone.
Proceedings of the Proceedings IEEE INFOCOM 2003, The 22nd Annual Joint Conference of the IEEE Computer and Communications Societies, San Franciso, CA, USA, March 30, 2003

2002
Maintaining Statistics Counters in Router Line Cards.
IEEE Micro, 2002

Routers with a single stage of buffering.
Proceedings of the ACM SIGCOMM 2002 Conference on Applications, 2002

2001
ClassiPl: an architecture for fast and flexible packet classification.
IEEE Netw., 2001

On the speedup required for a multicast parallel packet switch.
IEEE Commun. Lett., 2001

Making Parallel Packet Switches Practical.
Proceedings of the Proceedings IEEE INFOCOM 2001, 2001

Analysis of a statistics counter architecture.
Proceedings of the Ninth Symposium on High Performance Interconnects, 2001

2000
Analysis of a Packet Switch with Memories Running at Slower than the Line Rate.
Proceedings of the Proceedings IEEE INFOCOM 2000, 2000


  Loading...