Vaithiyanathan Dhandapani

Orcid: 0000-0001-5235-2620

Affiliations:
  • National Institute of Technology Delhi, Department of Electronics and Communication Engineering, New Delhi, India


According to our database1, Vaithiyanathan Dhandapani authored at least 17 papers between 2014 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Architectural analysis of 1-D to 2-D array conversion of priority encoder.
Int. J. Syst. Assur. Eng. Manag., October, 2023

Underwater image enhancement by modified color correction and adaptive Look-Up-Table with edge-preserving filter.
Signal Process. Image Commun., April, 2023

2022
A Partially Static High Frequency 18T Hybrid Topological Flip-Flop Design for Low Power Application.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

FPGA based intelligent embedded system for predicting the productivity using fuzzy logic.
Sustain. Comput. Informatics Syst., 2022

Design and Analysis of Soft Error Rate in FET/CNTFET Based Radiation Hardened SRAM Cell.
Sensors, 2022

Underwater image enhancement by color correction and color constancy via Retinex for detail preserving.
Comput. Electr. Eng., 2022

2021
FPGA based effective agriculture productivity prediction system using fuzzy support vector machine.
Math. Comput. Simul., 2021

Signal Processing and Classification for Electroencephalography Based Motor Imagery Brain Computer Interface.
J. Medical Imaging Health Informatics, 2021

Underwater image enhancement by combining color constancy and dehazing based on depth estimation.
Neurocomputing, 2021

Design and analysis of ultra-low power 18T adaptive data track flip-flop for high-speed application.
Int. J. Circuit Theory Appl., 2021

Internet of Things Integrated with Multi-level Authentication for Secured IoT Data Stream Through TLS/SSL Layer.
Proceedings of the Big-Data-Analytics in Astronomy, Science, and Engineering, 2021

2020
Synchrosqueezing Transform Based Powerline Interference Reduction in ECG Recording.
J. Medical Imaging Health Informatics, 2020

Performance analysis of dynamic CMOS circuit based on node-discharger and twist-connected transistors.
IET Comput. Digit. Tech., 2020

Performance Analysis of 8-Point Approximate DCT Architecture Using Conventional and Hybrid Adders.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2020

2018
Fuzzy decision support system for improving the crop productivity and efficient use of fertilizers.
Comput. Electron. Agric., 2018

2014
Power-optimized log-based image processing system.
EURASIP J. Image Video Process., 2014

Area and power efficient DCT architecture for image compression.
EURASIP J. Adv. Signal Process., 2014


  Loading...