Vijay Victor D'Silva

According to our database1, Vijay Victor D'Silva authored at least 17 papers between 2008 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
Complete Abstractions and Subclassical Modal Logics.
Proceedings of the Verification, Model Checking, and Abstract Interpretation, 2017

Independence Abstractions and Models of Concurrency.
Proceedings of the Verification, Model Checking, and Abstract Interpretation, 2017

Abstract Interpretation with Unfoldings.
Proceedings of the Computer Aided Verification - 29th International Conference, 2017

2014
Deciding floating-point logic with abstract conflict driven clause learning.
Formal Methods Syst. Des., 2014

Abstract satisfaction.
Proceedings of the 41st Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2014

2013
Logical abstract interpretation.
PhD thesis, 2013

Abstraction of Syntax.
Proceedings of the Verification, 2013

An Abstract Interpretation of DPLL(T).
Proceedings of the Verification, 2013

Interpolation-Based Verification of Floating-Point Programs with Abstract CDCL.
Proceedings of the Static Analysis - 20th International Symposium, 2013

Abstract conflict driven learning.
Proceedings of the 40th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2013

2012
Numeric Bounds Analysis with Conflict-Driven Learning.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2012

Satisfiability Solvers Are Static Analysers.
Proceedings of the Static Analysis - 19th International Symposium, 2012

2010
A lazy approach to symmetry reduction.
Formal Aspects Comput., 2010

Interpolant Strength.
Proceedings of the Verification, 2010

2009
Fixed points for multi-cycle path detection.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
A Survey of Automated Techniques for Formal Software Verification.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2008

Approximation Refinement for Interpolation-Based Model Checking.
Proceedings of the Verification, 2008


  Loading...