Alberto Griggio

Orcid: 0000-0002-3311-0893

According to our database1, Alberto Griggio authored at least 87 papers between 2006 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Towards the verification of a generic interlocking logic: Dafny meets parameterized model checking.
CoRR, 2024

Invariant Checking for SMT-based Systems with Quantifiers.
CoRR, 2024

Towards Safe Autonomous Driving: Model Checking a Behavior Planner during Development.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2024

2023
Automatic Generation of Scenarios for System-level Simulation-based Verification of Autonomous Driving Systems.
Proceedings of the Proceedings Fifth International Workshop on Formal Methods for Autonomous Systems, 2023

EVA: a Tool for the Compositional Verification of AUTOSAR Models.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2023

Searching for i-Good Lemmas to Accelerate Safety Model Checking.
Proceedings of the Computer Aided Verification - 35th International Conference, 2023

Kratos2: An SMT-Based Model Checker for Imperative Programs.
Proceedings of the Computer Aided Verification - 35th International Conference, 2023

2022
Counterexample-Guided Prophecy for Model Checking Modulo the Theory of Arrays.
Log. Methods Comput. Sci., 2022

LTL falsification in infinite-state systems.
Inf. Comput., 2022

Verification modulo theories.
Formal Methods Syst. Des., 2022

New Perspectives in Symbolic Computation and Satisfiability Checking (Dagstuhl Seminar 22072).
Dagstuhl Reports, 2022

Efficient Analysis of Cyclic Redundancy Architectures via Boolean Fault Propagation.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2022

The VMT-LIB Language and Tools.
Proceedings of the 20th Internal Workshop on Satisfiability Modulo Theories co-located with the 11th International Joint Conference on Automated Reasoning (IJCAR 2022) part of the 8th Federated Logic Conference (FLoC 2022), 2022

A Formal IDE for Railways: Research Challenges.
Proceedings of the Software Engineering and Formal Methods. SEFM 2022 Collocated Workshops, 2022

A comprehensive framework for the analysis of automotive systems.
Proceedings of the 25th International Conference on Model Driven Engineering Languages and Systems, 2022

Analysis of Cyclic Fault Propagation via ASP.
Proceedings of the Logic Programming and Nonmonotonic Reasoning, 2022

COMPASTA: Extending TASTE with Formal Design and Verification Functionality.
Proceedings of the Model-Based Safety and Assessment - 8th International Symposium, 2022

Verification of SMT Systems with Quantifiers.
Proceedings of the Automated Technology for Verification and Analysis, 2022

Handling Polynomial and Transcendental Functions in SMT via Unconstrained Optimisation and Topological Degree Test.
Proceedings of the Automated Technology for Verification and Analysis, 2022

2021
Certifying proofs for SAT-based model checking.
Formal Methods Syst. Des., 2021

Proving the Existence of Fair Paths in Infinite-State Systems.
Proceedings of the Verification, Model Checking, and Abstract Interpretation, 2021

Optimization Modulo Non-linear Arithmetic via Incremental Linearization.
Proceedings of the Frontiers of Combining Systems - 13th International Symposium, 2021

Implicit Semi-Algebraic Abstraction for Polynomial Dynamical Systems.
Proceedings of the Computer Aided Verification - 33rd International Conference, 2021

Efficient SMT-Based Analysis of Failure Propagation.
Proceedings of the Computer Aided Verification - 33rd International Conference, 2021

Universal Invariant Checking of Parametric Systems with Quantifier-free SMT Reasoning.
Proceedings of the Automated Deduction - CADE 28, 2021

Automatic Discovery of Fair Paths in Infinite-State Transition Systems.
Proceedings of the Automated Technology for Verification and Analysis, 2021

2020
Symbolic computation and satisfiability checking.
J. Symb. Comput., 2020

SMT-based satisfiability of first-order LTL with event freezing functions and metric operators.
Inf. Comput., 2020

Safe Decomposition of Startup Requirements: Verification and Synthesis.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2020

A Model-Based Approach to the Design, Verification and Deployment of Railway Interlocking System.
Proceedings of the Leveraging Applications of Formal Methods, Verification and Validation: Applications, 2020

2019
Lemmas for Satisfiability Modulo Transcendental Functions via Incremental Linearization.
Proceedings of the 4th SC-Square Workshop co-located with the SIAM Conference on Applied Algebraic Geometry, 2019

ARCH-COMP19 Category Report: Hybrid Systems with Piecewise Constant Dynamics.
Proceedings of the ARCH19. 6th International Workshop on Applied Verification of Continuous and Hybrid Systemsi, 2019

Extending nuXmv with Timed Transition Systems and Timed Temporal Properties.
Proceedings of the Computer Aided Verification - 31st International Conference, 2019

2018
Incremental Linearization for Satisfiability and Verification Modulo Nonlinear Arithmetic and Transcendental Functions.
ACM Trans. Comput. Log., 2018

Incremental linearization: A practical approach to satisfiability modulo nonlinear arithmetic and transcendental functions.
Proceedings of the 20th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing, 2018

Symbolic execution with existential second-order constraints.
Proceedings of the 2018 ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering, 2018

Experimenting on Solving Nonlinear Integer Arithmetic with Incremental Linearization.
Proceedings of the Theory and Applications of Satisfiability Testing - SAT 2018, 2018

Certifying Proofs for LTL Model Checking.
Proceedings of the 2018 Formal Methods in Computer Aided Design, 2018

2017
Preface to special issue on satisfiability modulo theories.
Formal Methods Syst. Des., 2017

Invariant Checking of NRA Transition Systems via Incremental Reduction to LRA with EUF.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2017

Benchmarking Solvers, SAT-style.
Proceedings of the 2nd International Workshop on Satisfiability Checking and Symbolic Computation co-located with the 42nd International Symposium on Symbolic and Algebraic Computation (ISSAC 2017), 2017

Satisfiability Modulo Transcendental Functions via Incremental Linearization.
Proceedings of the Automated Deduction - CADE 26, 2017


2016
Comparing Different Variants of the ic3 Algorithm for Hardware Model Checking.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

Infinite-state invariant checking with IC3 and predicate abstraction.
Formal Methods Syst. Des., 2016

Satisfiability Checking meets Symbolic Computation (Project Paper).
CoRR, 2016

Satisfiability checking and symbolic computation.
ACM Commun. Comput. Algebra, 2016

The xSAP Safety Analysis Platform.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2016

SC<sup>2</sup>: Satisfiability Checking Meets Symbolic Computation - (Project Paper).
Proceedings of the Intelligent Computer Mathematics - 9th International Conference, 2016

Verilog2SMV: A tool for word-level verification.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Infinite-State Liveness-to-Safety via Implicit Abstraction and Well-Founded Relations.
Proceedings of the Computer Aided Verification - 28th International Conference, 2016

2015
HyComp: An SMT-Based Model Checker for Hybrid Systems.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2015

Parameter Synthesis with IC3 (Informal Presentation).
Proceedings of the 2nd International Workshop on Synthesis of Complex Parameters, 2015

Efficient Anytime Techniques for Model-Based Safety Analysis.
Proceedings of the Computer Aided Verification - 27th International Conference, 2015

2014
Deciding floating-point logic with abstract conflict driven clause learning.
Formal Methods Syst. Des., 2014

IC3 Modulo Theories via Implicit Predicate Abstraction.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2014

Towards Pareto-optimal parameter synthesis for monotonic cost functions.
Proceedings of the Formal Methods in Computer-Aided Design, 2014

Verifying LTL Properties of Hybrid Systems with K-Liveness.
Proceedings of the Computer Aided Verification - 26th International Conference, 2014

The nuXmv Symbolic Model Checker.
Proceedings of the Computer Aided Verification - 26th International Conference, 2014

2013
An Abstract Interpretation of DPLL(T).
Proceedings of the Verification, 2013

The MathSAT5 SMT Solver.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2013

A Modular Approach to MaxSAT Modulo Theories.
Proceedings of the Theory and Applications of Satisfiability Testing - SAT 2013, 2013

Interpolation-Based Verification of Floating-Point Programs with Abstract CDCL.
Proceedings of the Static Analysis - 20th International Symposium, 2013

Parameter synthesis with IC3.
Proceedings of the Formal Methods in Computer-Aided Design, 2013

2012
A Practical Approach to Satisability Modulo Linear Integer Arithmetic.
J. Satisf. Boolean Model. Comput., 2012

Deciding floating-point logic with systematic abstraction.
Proceedings of the Formal Methods in Computer-Aided Design, 2012

Software Model Checking via IC3.
Proceedings of the Computer Aided Verification - 24th International Conference, 2012

Optimizing Monitoring Requirements in Self-adaptive Systems.
Proceedings of the Enterprise, Business-Process and Information Systems Modeling, 2012

The 2012 SMT Competition.
Proceedings of the 10th International Workshop on Satisfiability Modulo Theories, 2012

Broadening the Scope of SMT-COMP: the Application Track.
Proceedings of the 1st International Workshop on Comparative Empirical Evaluation of Reasoning Systems, 2012

2011
Computing Small Unsatisfiable Cores in Satisfiability Modulo Theories.
J. Artif. Intell. Res., 2011

Stochastic Local Search for SMT: Combining Theory Solvers with WalkSAT.
Proceedings of the Frontiers of Combining Systems, 8th International Symposium, 2011

Effective word-level interpolation for software verification.
Proceedings of the International Conference on Formal Methods in Computer-Aided Design, 2011

Kratos - A Software Model Checker for SystemC.
Proceedings of the Computer Aided Verification - 23rd International Conference, 2011

2010
Efficient generation of craig interpolants in satisfiability modulo theories.
ACM Trans. Comput. Log., 2010

Efficient Interpolant Generation in Satisfiability Modulo Linear Integer Arithmetic
Log. Methods Comput. Sci., 2010

Satisfiability Modulo the Theory of Costs: Foundations and Applications.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2010

Tighter integration of BDDs and SMT for Predicate Abstraction.
Proceedings of the Design, Automation and Test in Europe, 2010

2009
An Effective SMT Engine for Formal Verification.
PhD thesis, 2009

Delayed theory combination vs. Nelson-Oppen for satisfiability modulo theories: a comparative analysis.
Ann. Math. Artif. Intell., 2009

Software model checking via large-block encoding.
Proceedings of 9th International Conference on Formal Methods in Computer-Aided Design, 2009

Interpolant Generation for UTVPI.
Proceedings of the Automated Deduction, 2009

2008
Efficient Interpolant Generation in Satisfiability Modulo Theories.
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2008

The MathSAT 4SMT Solver.
Proceedings of the Computer Aided Verification, 20th International Conference, 2008

2007
A Simple and Flexible Way of Computing Small Unsatisfiable Cores in SAT Modulo Theories.
Proceedings of the Theory and Applications of Satisfiability Testing, 2007

A Lazy and Layered SMT($\mathcal{BV}$) Solver for Hard Industrial Verification Problems.
Proceedings of the Computer Aided Verification, 19th International Conference, 2007

2006
To Ackermann-ize or Not to Ackermann-ize? On Efficiently Handling Uninterpreted Function Symbols in <i>SMT</i>(<i>EUF</i> È<i>T</i>).
Proceedings of the Logic for Programming, 2006


  Loading...