Vikram Singh

Orcid: 0000-0002-8080-0491

Affiliations:

According to our database¹, Vikram Singh authored at least 3 papers between 2019 and 2024.

Collaborative distances:

Timeline

Book

In proceedings

Article

PhD thesis

Dataset

Other

2024

CNTFET and RRAM Based Low Power Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits.

[BibT_eX]

[DOI]

J. Circuits Syst. Comput., March, 2024

2021

A Common-Gate Current-Reuse UWB LNA for Wireless Applications in 90 nm CMOS.

[BibT_eX]

[DOI]

Wirel. Pers. Commun., 2021

2019

A 3-14 GHz, Self-Body Biased Common-Gate UWB LNA for Wireless Applications in 90 nm CMOS.

[BibT_eX]

[DOI]

J. Circuits Syst. Comput., 2019