Woradorn Wattanapanitch

Orcid: 0000-0003-1981-4963

According to our database1, Woradorn Wattanapanitch authored at least 16 papers between 2007 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Design of a Low-Power Ground-Free Analog Front End for ECG Acquisition.
IEEE Trans. Biomed. Circuits Syst., April, 2023

Design of a High-Efficiency Low-Ripple Buck Converter for Low-Power System-On-Chips.
IEEE Access, 2023

2022
Formulation and Emulation of Quantum-Inspired Dynamical Systems With Classical Analog Circuits.
Neural Comput., 2022

A Low-Power Wide-Load-Range Output-Capacitorless Low-Dropout Voltage Regulator With Indirect-Direct Nested Miller Compensation.
IEEE Access, 2022

2020
A 2.64-µW 71-dB SNDR Discrete-Time Signal-Folding Amplifier for Reducing ADC's Resolution Requirement in Wearable ECG Acquisition Systems.
IEEE Trans. Biomed. Circuits Syst., 2020

2019
A Micropower Motion Artifact Estimator for Input Dynamic Range Reduction in Wearable ECG Acquisition Systems.
IEEE Trans. Biomed. Circuits Syst., 2019

2018
A Sub-Microwatt Class-AB Super Buffer: Frequency Compensation for Settling-Time Improvement.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

A Low-Power High-Input-Impedance 70-dB Gain ECG Readout System with High Interference Tolerance.
Proceedings of the 2018 IEEE Biomedical Circuits and Systems Conference, 2018

2017
Design of a low-power high open-loop gain operational amplifier for capacitively-coupled instrumentation amplifiers.
Int. J. Circuit Theory Appl., 2017

2016
Graphical analysis and design of multistage operational amplifiers with active feedback Miller compensation.
Int. J. Circuit Theory Appl., 2016

2014
A compact low-power mixed-signal architecture for powerline interference rejection in biopotential analog front ends.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014

2011
An ultra low power implantable neural recording system for brain-machine interfaces.
PhD thesis, 2011

A Low-Power 32-Channel Digitally Programmable Neural Recording Integrated Circuit.
IEEE Trans. Biomed. Circuits Syst., 2011

2008
Low-Power Circuits for Brain-Machine Interfaces.
IEEE Trans. Biomed. Circuits Syst., 2008

A 10 Gb/s optical receiver in 0.25 µm silicon-on-sapphire CMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

2007
An Energy-Efficient Micropower Neural Recording Amplifier.
IEEE Trans. Biomed. Circuits Syst., 2007


  Loading...