Yu-Pei Liang

Orcid: 0000-0002-3500-5974

According to our database1, Yu-Pei Liang authored at least 32 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A Low-Power Hierarchical CNN Hardware Accelerator for Bearing Fault Diagnosis.
IEEE Trans. Instrum. Meas., 2024

2023
A Multiplier-Free Convolution Neural Network Hardware Accelerator for Real-Time Bearing Condition Detection of CNC Machinery.
Sensors, December, 2023

FSIMR: File-system-aware Data Management for Interlaced Magnetic Recording.
ACM Trans. Embed. Comput. Syst., October, 2023

CNN Hardware Accelerator for Real-Time Bearing Fault Diagnosis.
Sensors, July, 2023

Adaptive Mode-Switching for Write-amplification Reduction of SMR Disks.
Proceedings of the 20th International SoC Design Conference, 2023

Sky-NN: Enabling Efficient Neural Network Data Processing with Skyrmion Racetrack Memory.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2023

Lightweight CNN hardware accelerator using the ternary quantization method for fault diagnosis of CNC machinery.
Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023

HF-Dedupe: Hierarchical Fingerprint Scheme for High Efficiency Data Deduplication on Flash-based Storage Systems.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023

Skyrmion Vault: Maximizing Skyrmion Lifespan for Enabling Low-Power Skyrmion Racetrack Memory.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

2022
How to Enable Index Scheme for Reducing the Writing Cost of DNA Storage on Insertion and Deletion.
ACM Trans. Embed. Comput. Syst., 2022

Planting Fast-Growing Forest by Leveraging the Asymmetric Read/Write Latency of NVRAM-Based Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Minimizing Age-of-Information of NVRAM-based Intermittent Systems.
Proceedings of the 11th IEEE Non-Volatile Memory Systems and Applications Symposium, 2022

SACS: A Self-Adaptive Checkpointing Strategy for Microkernel-Based Intermittent Systems.
Proceedings of the ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, MA, USA, August 1, 2022

On Minimizing the Read Latency of Flash Memory to Preserve Inter-Tree Locality in Random Forest.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022

2021
Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM.
IEEE Trans. Very Large Scale Integr. Syst., 2021

Facilitating external sorting on SMR-based large-scale storage systems.
Future Gener. Comput. Syst., 2021

Brief Industry Paper: An Energy-Reduction On-Chip Memory Management for Intermittent Systems.
Proceedings of the 27th IEEE Real-Time and Embedded Technology and Applications Symposium, 2021

Exploring Skyrmion Racetrack Memory for High Performance Full-Nonvolatile FTL.
Proceedings of the 10th IEEE Non-Volatile Memory Systems and Applications Symposium, 2021

Eco-feller: Minimizing the Energy Consumption of Random Forest Algorithm by an Eco-pruning Strategy over MLC NVRAM.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

Facilitating the Efficiency of Secure File Data and Metadata Deletion on SMR-based Ext4 File System.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021

2020
DSTL: A Demand-Based Shingled Translation Layer for Enabling Adaptive Address Mapping on SMR Drives.
ACM Trans. Embed. Comput. Syst., 2020

B*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Reinforcing the energy efficiency of cyber-physical systems via direct and split cache consolidation on MLC STT-RAM.
Proceedings of the SAC '20: The 35th ACM/SIGAPP Symposium on Applied Computing, online event, [Brno, Czech Republic], March 30, 2020

Enabling a B<sup>+</sup>-tree-based Data Management Scheme for Key-value Store over SMR-based SSHD.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

Boosting the Profitability of NVRAM-based Storage Devices via the Concept of Dual-Chunking Data Deduplication.
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020

2019
Enabling Sequential-write-constrained B<sup>+</sup>-tree Index Scheme to Upgrade Shingled Magnetic Recording Storage Performance.
ACM Trans. Embed. Comput. Syst., 2019

Mitigating write amplification issue of SMR drives via the design of sequential-write-constrained cache.
J. Syst. Archit., 2019

Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy.
Proceedings of the 2019 IEEE/ACM International Symposium on Low Power Electronics and Design, 2019

2018
An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash.
IEEE Trans. Computers, 2018

2017
A wireless sensor network simulator focuses on imitating wireless charging vehicle: demo abstract.
Proceedings of the 16th ACM/IEEE International Conference on Information Processing in Sensor Networks, 2017

Enabling High-Resolution Video Support for the Next-Generation Internet-Connected Display.
Proceedings of the 15th IEEE Intl Conf on Dependable, 2017

2016
Improving the Local Disk Cover Algorithm for Placing Relay Nodes in a Wireless Sensor Network.
Proceedings of the 2016 International Conference on Collaboration Technologies and Systems, 2016


  Loading...