Zhenyu Qi

According to our database1, Zhenyu Qi authored at least 38 papers between 2004 and 2018.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2018
Distant supervision for relation extraction with hierarchical selective attention.
Neural Networks, 2018

2017
Joint Extraction of Multiple Relations and Entities by Using a Hybrid Neural Network.
Proceedings of the Chinese Computational Linguistics and Natural Language Processing Based on Naturally Annotated Big Data, 2017

2016
A neural network framework for relation extraction: Learning entity semantic and relation pattern.
Knowl.-Based Syst., 2016

Joint Learning of Entity Semantics and Relation Pattern for Relation Extraction.
Proceedings of the Machine Learning and Knowledge Discovery in Databases, 2016

A Bidirectional Hierarchical Skip-Gram model for text topic embedding.
Proceedings of the 2016 International Joint Conference on Neural Networks, 2016

Text Classification Improved by Integrating Bidirectional LSTM with Two-dimensional Max Pooling.
Proceedings of the COLING 2016, 2016

Attention-Based Bidirectional Long Short-Term Memory Networks for Relation Classification.
Proceedings of the 54th Annual Meeting of the Association for Computational Linguistics, 2016

2015
A Novel Hierarchical Convolutional Neural Network for Question Answering over Paragraphs.
Proceedings of the IEEE/WIC/ACM International Conference on Web Intelligence and Intelligent Agent Technology, 2015

Large-scale Knowledge Base Completion: Inferring via Grounding Network Sampling over Selected Instances.
Proceedings of the 24th ACM International Conference on Information and Knowledge Management, 2015

2014
A Hybrid Method for Chinese Entity Relation Extraction.
Proceedings of the Natural Language Processing and Chinese Computing, 2014

Knowledge Extraction from Wikis/BBS/Blogs/News Web Sites.
Proceedings of the Mining User Generated Content., 2014

2012
Tracking On-Chip Age Using Distributed, Embedded Sensors.
IEEE Trans. VLSI Syst., 2012

Choosing Better Seeds for Entity Set Expansion by Leveraging Wikipedia Semantic Knowledge.
Proceedings of the Pattern Recognition - Chinese Conference, 2012

Are Human-Input Seeds Good Enough for Entity Set Expansion? Seeds Rewriting by Leveraging Wikipedia Semantic Knowledge.
Proceedings of the Information Retrieval Technology, 2012

2010
Temperature-to-power mapping.
Proceedings of the 28th International Conference on Computer Design, 2010

SRAM-based NBTI/PBTI sensor system design.
Proceedings of the 47th Design Automation Conference, 2010

Stacking SRAM banks for ultra low power standby mode operation.
Proceedings of the 47th Design Automation Conference, 2010

Improving SRAM Vmin and yield by using variation-aware BTI stress.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2010

2009
Small embeddable NBTI sensors (SENS) for tracking on-chip performance decay.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

2008
NBTI resilient circuits using adaptive body biasing.
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008

2007
Automatic Performance Evaluation Of Palm Recognition.
Proceedings of the 8th ACIS International Conference on Software Engineering, 2007

Teaching Top-Down ASIC/SoC Design vs Bottom-Up Custom VLSI.
Proceedings of the IEEE International Conference on Microelectronic Systems Education, 2007

Accurate Back-of-the-Envelope Transistor Model for Deep Sub-micron MOS.
Proceedings of the IEEE International Conference on Microelectronic Systems Education, 2007

Multi-Dimensional Circuit and Micro-Architecture Level Optimization.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

Structured and tuned array generation (STAG) for high-performance random logic.
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007

2006
Wideband passive multiport model order reduction and realization of RLCM circuits.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2006

Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2006

A Design Methodology for a Low-Power, Temperature-Aware SoC Developed for Medical Image Processors.
Proceedings of the 2006 IEEE International SOC Conference, Austin, Texas, USA, 2006

2005
Fast Decap Allocation Algorithm For Robust On-Chip Power Delivery.
Proceedings of the 6th International Symposium on Quality of Electronic Design (ISQED 2005), 2005

Passive Hierarchical Model Order Reduction and Realization of RLCM Circuits.
Proceedings of the 6th International Symposium on Quality of Electronic Design (ISQED 2005), 2005

Efficient Thermal Simulation for Run-Time Temperature Tracking and Management.
Proceedings of the 23rd International Conference on Computer Design (ICCD 2005), 2005

An efficient method for terminal reduction of interconnect circuits considering delay variations.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

Fast thermal simulation for architecture level dynamic thermal management.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

Partitioning-based approach to fast on-chip decap budgeting and minimization.
Proceedings of the 42nd Design Automation Conference, 2005

A wideband hierarchical circuit reduction for massively coupled interconnects.
Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

Wideband modeling of RF/Analog circuits via hierarchical multi-point model order reduction.
Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

2004
Hierarchical Modeling and Simulation of Large Analog Circuits.
Proceedings of the 2004 Design, 2004

Hierarchical approach to exact symbolic analysis of large analog circuits.
Proceedings of the 41th Design Automation Conference, 2004


  Loading...