Zupei Gu

Orcid: 0000-0002-4819-1518

According to our database¹, Zupei Gu authored at least 2 papers between 2024 and 2025.

Collaborative distances:

Dijkstra number² of five.
Erdős number³ of five.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Bibliography

2025

A Charge Domain SRAM Computing-in-Memory Macro With Quantized Interval-Optimized ADC and Input Bit-Level Sparsity-Optimized P2O-DAC for 8-b MAC Operation.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., May, 2025

2024

A Dual-Wordline 6T SRAM Computing-In-Memory Macro Featuring Full Signed Multi-Bit Computation for Lightweight Networks.

[BibT_eX]

[DOI]

IEEE Access, 2024

Zupei Gu

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...