Abdullah Yildiz

Orcid: 0000-0001-9752-9370

Affiliations:
  • Yeditepe University, Istanbul, Turkey


According to our database1, Abdullah Yildiz authored at least 12 papers between 2007 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2020
Verysimplecpu and synthesis of customized multi-core microcontrollers (Verysimplecpu ve özelleştirilebilir çok çekirdekli mikrodenetleyicilerin sentezi)
PhD thesis, 2020

2019
Fast and Efficient Implementation of Lightweight Crypto Algorithm PRESENT on FPGA through Processor Instruction Set Extension.
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019

2016
Erratum to: Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection.
J. Electron. Test., 2016

On optimization of multi-cycle tests for test quality and application time.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

2015
Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection.
J. Electron. Test., 2015

A Machine Learning Approach for a Scalable, Energy-Efficient Utility-Based Cache Partitioning.
Proceedings of the High Performance Computing - 30th International Conference, 2015

2013
Partial bitstream protection for low-cost FPGAs with physical unclonable function, obfuscation, and dynamic partial self reconfiguration.
Comput. Electr. Eng., 2013

Enabling difference-based dynamic partial self reconfiguration for large differences.
Proceedings of the 8th International Design and Test Symposium, 2013

Achieving modular dynamic partial reconfiguration with a difference-based flow (abstract only).
Proceedings of the 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2013

2011
FPGA bitstream protection with PUFs, obfuscation, and multi-boot.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011

2010
FPGA design security with time division multiplexed PUFs.
Proceedings of the 2010 International Conference on High Performance Computing & Simulation, 2010

2007
Finite Element Formulation of Forced Vibration Problem of a Prestretched Plate Resting on a Rigid Foundation.
J. Appl. Math., 2007


  Loading...