Akshay Srivatsa

Orcid: 0000-0002-1427-9511

According to our database¹, Akshay Srivatsa authored at least 9 papers between 2017 and 2022.

Collaborative distances:

Dijkstra number² of four.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2022

Coherence-on-Demand and Hybrid Eviction Policies for Multiprocessor System-on-Chip Architectures.

[BibT_eX]

[DOI]

Akshay Srivatsa

PhD thesis, 2022

2021

Exploring a Hybrid Voting-based Eviction Policy for Caches and Sparse Directories on Manycore Architectures.

[BibT_eX]

[DOI]

Microprocess. Microsystems, November, 2021

DynaCo: Dynamic Coherence Management for Tiled Manycore Architectures.

[BibT_eX]

[DOI]

Int. J. Parallel Program., 2021

2020

HyVE: A Hybrid Voting-based Eviction Policy for Caches.

[BibT_eX]

[DOI]

Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2020, Oslo, 2020

On-Chip Democracy: A Study on the Use of Voting Systems for Computer Cache Memory Management.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Industrial Engineering and Engineering Management, 2020

2019

CoD: Coherence-on-Demand - Runtime Adaptable Working Set Coherence for DSM-Based Manycore Architectures.

[BibT_eX]

[DOI]

Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2019

2018

In-NoC Circuits for Low-Latency Cache Coherence in Distributed Shared-Memory Architectures.

[BibT_eX]

[DOI]

Proceedings of the 12th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2018

CaCAO: Complex and Compositional Atomic Operations for NoC-Based Manycore Platforms.

[BibT_eX]

[DOI]

Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018

2017

Region based cache coherence for tiled MPSoCs.

[BibT_eX]

[DOI]

Proceedings of the 30th IEEE International System-on-Chip Conference, 2017

Akshay Srivatsa

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...