Brent Bohnenstiehl
Orcid: 0000-0002-5149-9388Affiliations:
- University of California, Davis, CA, USA
According to our database1,
Brent Bohnenstiehl
authored at least 11 papers
between 2013 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2022
A Low-Overhead Method for the Accurate Estimation of the Maximum Operating Clock Frequency.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
2020
Scalable energy-efficient parallel sorting on a fine-grained many-core processor array.
J. Parallel Distributed Comput., 2020
2017
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs.
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Micro, 2017
IEEE J. Solid State Circuits, 2017
2016
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016
Proceedings of the 2016 IEEE Hot Chips 28 Symposium (HCS), 2016
2015
Area efficient backprojection computation with reduced floating-point word width for SAR image formation.
Proceedings of the 49th Asilomar Conference on Signals, Systems and Computers, 2015
Proceedings of the 49th Asilomar Conference on Signals, Systems and Computers, 2015
2014
Proceedings of the 48th Asilomar Conference on Signals, Systems and Computers, 2014
2013
BAMSE: A balanced mapping space exploration algorithm for GALS-based manycore platforms.
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013