Chanheum Han
Orcid: 0009-0002-1344-8341
According to our database1,
Chanheum Han
authored at least 3 papers
between 2024 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
A V<sub>M</sub>-Terminated PAM-3 Transmitter Using Floating Middle Level With Enhanced Signal Integrity and Energy Efficiency for Low-Power Memory Interfaces.
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2025
25.2-Gb/s/pin NRZ/PAM-3 Dual-Mode Transmitter With Embedded Partial DBI: Improving I/O Bandwidth/pin and DBI Efficiencies.
IEEE J. Solid State Circuits, May, 2025
2024
13.9 A 25.2Gb/s/pin NRZ/PAM-3 Dual-Mode Transmitter with Embedded Partial DBI Achieving a 133% I/O Bandwidth/Pin Efficiency and 19.3% DBI Efficiency.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024