Chi-Yuan Lo

According to our database1, Chi-Yuan Lo authored at least 23 papers between 1982 and 2011.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2011
A Distributed Routing Protocol and Handover Schemes in Hybrid Vehicular Ad Hoc Networks.
Proceedings of the 17th IEEE International Conference on Parallel and Distributed Systems, 2011

2009
A Wireless Human Motion Capturing System for Home Rehabilitation.
Proceedings of the MDM 2009, 2009

2001
Parasitic extraction: current state of the art and future trends.
Proc. IEEE, 2001

1995
A cell-based hierarchical pitchmatching compaction using minimal LP.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995

Object oriented data modeling for VLSI/CAD.
Proceedings of the 8th International Conference on VLSI Design (VLSI Design 1995), 1995

1994
A space-efficient short-finding algorithm [VLSI layouts].
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1994

Algorithms for Ham-Sandwich Cuts.
Discret. Comput. Geom., 1994

1993
HS: a hierarchical search package for CAD data.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993

DDB: An Object Oriented Design Data Manager for VLSI CAD.
Proceedings of the 1993 ACM SIGMOD International Conference on Management of Data, 1993

1992
An O(n log m) algorithm for VLSI design rule checking.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1992

Ham-Sandwich Cuts in R^d
Proceedings of the 24th Annual ACM Symposium on Theory of Computing, 1992

1991
On Minimal Closure Constraint Generation for Symbolic Cell Assembly.
Proceedings of the 28th Design Automation Conference, 1991

1990
An O(<i>n</i><sup>1.5</sup>log<i>n</i>) 1-d Compaction Algorithm.
Proceedings of the 27th ACM/IEEE Design Automation Conference. Orlando, 1990

1989
Time-efficient VLSI artwork analysis algorithms in GOALIE2.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989

A data model and architecture for VLSI/CAD databases.
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989

An Efficient Two-Dimensional Layout Compaction Algorithm.
Proceedings of the 26th ACM/IEEE Design Automation Conference, 1989

GENAC: An Automatic Cell Synthesis Tool.
Proceedings of the 26th ACM/IEEE Design Automation Conference, 1989

Automatic Tub Region Generation for Symbolic Layout Compaction.
Proceedings of the 26th ACM/IEEE Design Automation Conference, 1989

An O(nlogm) Algorithm for VLSI Design Rule Checking.
Proceedings of the 26th ACM/IEEE Design Automation Conference, 1989

1987
Algorithms for an Advanced Fault Simulation System in MOTIS.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

1984
The second generation motis mixed-mode simulator.
Proceedings of the 21st Design Automation Conference, 1984

1983
A data structure for MOS circuits.
Proceedings of the 20th Design Automation Conference, 1983

1982
A fault simulator for MOS LSI circuits.
Proceedings of the 19th Design Automation Conference, 1982


  Loading...