Ilker Hamzaoglu

Orcid: 0000-0002-6491-689X

According to our database1, Ilker Hamzaoglu authored at least 96 papers between 1997 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
An efficient versatile video coding motion estimation hardware.
J. Real Time Image Process., April, 2024

2023
An efficient algorithm for disparity map compression based on spatial correlations and its low-cost hardware architecture.
Integr., November, 2023

2022
FPGA Implementations of VVC Fractional Interpolation Using High-Level Synthesis.
Proceedings of the IEEE International Conference on Consumer Electronics, 2022

Low Error Approximate Absolute Difference Hardware.
Proceedings of the IEEE International Conference on Consumer Electronics, 2022

2021
Approximate Versatile Video Coding Fractional Interpolation Filters and Their Hardware Implementations.
IEEE Trans. Consumer Electron., 2021

Low Error Efficient Approximate Adders for FPGAs.
IEEE Access, 2021

A VVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication.
Proceedings of the IEEE International Conference on Consumer Electronics, 2021

An Efficient HEVC Fractional Interpolation Hardware.
Proceedings of the IEEE International Conference on Consumer Electronics, 2021

An Efficient Approximate Sum of Absolute Differences Hardware for FPGAs.
Proceedings of the IEEE International Conference on Consumer Electronics, 2021

2020
An Approximate HEVC Intra Angular Prediction Hardware.
IEEE Access, 2020

An Approximate Versatile Video Coding Fractional Interpolation Hardware.
Proceedings of the 2020 IEEE International Conference on Consumer Electronics (ICCE), 2020

A Novel Approximate Constant Multiplier and HEVC Discrete Cosine Transform Case Study.
Proceedings of the 10th IEEE International Conference on Consumer Electronics, 2020

Comparison of Approximate Circuits for H.264 and HEVC Motion Estimation.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020

2019
Novel Approximate Absolute Difference Hardware.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019

An Efficient FPGA Implementation of Versatile Video Coding Intra Prediction.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019

2018
Approximate HEVC Fractional Interpolation Filters and Their Hardware Implementations.
IEEE Trans. Consumer Electron., 2018

A low energy intra prediction hardware for high efficiency video coding.
J. Real Time Image Process., 2018

A low energy adaptive motion estimation hardware for H.264 multiview video coding.
J. Real Time Image Process., 2018

An HEVC fractional interpolation hardware using memory based constant multiplication.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

An efficient FPGA implementation of HEVC intra prediction.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA.
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018

A Reconfigurable Fractional Interpolation Hardware for VVC Motion Compensation.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018

A Low Power Versatile Video Coding (VVC) Fractional Interpolation Hardware.
Proceedings of the 2018 Conference on Design and Architectures for Signal and Image Processing, 2018

2017
High performance 2D transform hardware for future video coding.
IEEE Trans. Consumer Electron., 2017

Low complexity 2D adaptive image processing algorithm and its hardware implementation.
IEEE Trans. Consumer Electron., 2017

Reconfigurable intra prediction hardware for future video coding.
IEEE Trans. Consumer Electron., 2017

A computation and energy reduction technique for HEVC intra prediction.
IEEE Trans. Consumer Electron., 2017

An FPGA implementation of future video coding 2D transform.
Proceedings of the 7th IEEE International Conference on Consumer Electronics - Berlin, 2017

Pixel correlation based computation and energy reduction techniques for HEVC fractional interpolation.
Proceedings of the 7th IEEE International Conference on Consumer Electronics - Berlin, 2017

2016
A computation and energy reduction technique for HEVC Discrete Cosine Transform.
IEEE Trans. Consumer Electron., 2016

Low complexity HEVC sub-pixel motion estimation technique and its hardware implementation.
Proceedings of the IEEE 6th International Conference on Consumer Electronics - Berlin, 2016

FPGA implementation of HEVC intra prediction using high-level synthesis.
Proceedings of the IEEE 6th International Conference on Consumer Electronics - Berlin, 2016

Low power digital video compression hardware design.
Proceedings of the 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2016

FPGA implementations of HEVC sub-pixel interpolation using high-level synthesis.
Proceedings of the 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2016

A high performance hardware for early terminated C-1BT based motion estimation.
Proceedings of the 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2016

2015
A low energy 2D adaptive median filter hardware.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

FPGA implementations of HEVC Inverse DCT using high-level synthesis.
Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing, 2015

2014
A computation and energy reduction technique for HEVC intra mode decision.
IEEE Trans. Consumer Electron., 2014

A low energy HEVC inverse transform hardware.
IEEE Trans. Consumer Electron., 2014

A low energy HEVC sub-pixel interpolation hardware.
Proceedings of the 2014 IEEE International Conference on Image Processing, 2014

A low power adaptive H.264 video encoder hardware.
Proceedings of the IEEE Fourth International Conference on Consumer Electronics Berlin, 2014

A high performance alternating projections image demosaicing hardware.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014

2013
A high performance deblocking filter hardware for high efficiency video coding.
IEEE Trans. Consumer Electron., 2013

A high performance and low energy hardware for intra prediction with Template Matching.
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013

A low energy HEVC Inverse DCT hardware.
Proceedings of the IEEE Third International Conference on Consumer Electronics, 2013

A Reconfigurable HEVC sub-pixel interpolation hardware.
Proceedings of the IEEE Third International Conference on Consumer Electronics, 2013

2012
An adaptive bilateral motion estimation algorithm and its hardware architecture.
IEEE Trans. Consumer Electron., 2012

A low power multi-rate decoder hardware for IEEE 802.11n LDPC codes.
Microprocess. Microsystems, 2012

Computation and power reduction techniques for H.264 intra prediction.
Microprocess. Microsystems, 2012

A high performance and low energy intra prediction hardware for High Efficiency Video Coding.
Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012

A high performance and low energy intra prediction hardware for HEVC video decoding.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012

2011
An adaptive true motion estimation algorithm for frame rate conversion of high definition video and its hardware implementations.
IEEE Trans. Consumer Electron., 2011

A low energy adaptive hardware for H.264 multiple reference frame motion estimation.
IEEE Trans. Consumer Electron., 2011

Energy reduction techniques for H.264 deblocking filter hardware.
IEEE Trans. Consumer Electron., 2011

A novel energy reduction technique for H.264 intra mode decision.
Proceedings of the 18th IEEE International Conference on Image Processing, 2011

A Novel Power Reduction Technique for Block Matching Motion Estimation Hardware.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2011

An Overlapped Block Motion Compensation Hardware for Frame Rate Conversion.
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011

Dynamic Power Estimation for Motion Estimation Hardware.
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011

2010
High performance hardware architectures for one bit transform based single and multiple reference frame motion estimation.
IEEE Trans. Consumer Electron., 2010

Pixel similarity based computation and power reduction technique for H.264 intra prediction.
IEEE Trans. Consumer Electron., 2010

An adaptive bilateral motion estimation algorithm and its hardware architecture.
Proceedings of the 18th IEEE/IFIP VLSI-SoC 2010, 2010

Recursive Dynamically Variable Step Search Motion Estimation Algorithm for High Definition Video.
Proceedings of the 20th International Conference on Pattern Recognition, 2010

An Adaptive True Motion Estimation Algorithm for Frame Rate Conversion of High Definition Video.
Proceedings of the 20th International Conference on Pattern Recognition, 2010

Computation Reduction Techniques for Vector Median Filtering and their Hardware Implementation.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010

A Computation and Power Reduction Technique for H.264 Intra Prediction.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010

A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation.
Proceedings of the Design, Automation and Test in Europe, 2010

2009
Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation.
IEEE Trans. Consumer Electron., 2009

High performance hardware architectures for one bit transform based motion estimation.
IEEE Trans. Consumer Electron., 2009

Efficient Hardware Implementations of Low Bit Depth Motion Estimation Algorithms.
IEEE Signal Process. Lett., 2009

Low power techniques for Motion Estimation hardware.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009

A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009

A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009

A high performance reconfigurable Motion Estimation hardware architecture.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
Low power H.264 deblocking filter hardware implementations.
IEEE Trans. Consumer Electron., 2008

A novel computational complexity and power reduction technique for H.264 intra prediction.
IEEE Trans. Consumer Electron., 2008

An efficient H.264 intra frame coder system.
IEEE Trans. Consumer Electron., 2008

An all binary sub-pixel motion estimation approach and its hardware architecture.
IEEE Trans. Consumer Electron., 2008

2007
An efficient H.264 intra frame coder system design.
Proceedings of the IFIP VLSI-SoC 2007, 2007

An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

Interactive presentation: An efficient hardware architecture for H.264 intra prediction algorithm.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007

A Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm.
Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007

2006
A High Performance Hardware Architecture for Half-Pixel Accurate H.264 Motion Estimation.
Proceedings of the IFIP VLSI-SoC 2006, 2006

An Efficient Hardware Architecture for H.264 Adaptive Deblocking Filter.
Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2006), 2006

2005
A High Performance Hardware Architecture for an SAD Reuse based Hierarchical Motion Estimation Algorithm for H.264 Video Coding.
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005

A high performance and low cost hardware architecture for H.264 transform and quantization algorithms.
Proceedings of the 13th European Signal Processing Conference, 2005

A high performance and low power hardware architecture for H.264 CAVLC algorithm.
Proceedings of the 13th European Signal Processing Conference, 2005

2000
Test set compaction algorithms for combinational circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000

Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators.
Proceedings of the 18th IEEE VLSI Test Symposium (VTS 2000), 30 April, 2000

Deterministic Test Pattern Generation Techniques for Sequential Circuits.
Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000

1999
Test Pattern Generation and Test Application Time Reduction Algorithms for VLSI Circuits
PhD thesis, 1999

New Techniques for Deterministic Test Pattern Generation.
J. Electron. Test., 1999

Reducing Test Application Time for Full Scan Embedded Cores.
Proceedings of the Digest of Papers: FTCS-29, 1999

1998
Compact two-pattern test set generation for combinational and full scan circuits.
Proceedings of the Proceedings IEEE International Test Conference 1998, 1998

1997
Scalable, Distributed Data Mining - An Agent Architecture.
Proceedings of the Third International Conference on Knowledge Discovery and Data Mining (KDD-97), 1997

Web Based Parallel/Distributed Medical Data Mining Using Software Agents.
Proceedings of the AMIA 1997, 1997


  Loading...