Jin Wu

Orcid: 0000-0002-1833-3538

Affiliations:
  • Southeast University, School of Integrated Circuits, Wuxi Branch, Nanjing, China


According to our database1, Jin Wu authored at least 19 papers between 2017 and 2025.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2025
A SPAD Image Sensor With Main-Sub-TDC-Based Coincidence Detection.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2025

A broadband low-noise VCO circuit based on a hybrid analog-digital control loop.
Integr., 2025

2024
High-Precision GRO-Based ROIC Adopting Sliding Scale Average Method for SPAD Array.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2024

A Low-Power Capacitorless LDO Regulator with Transient Enhancement Structure.
J. Circuits Syst. Comput., February, 2024

2023
A low jitter fractional PLL with offset current charge pump.
Microelectron. J., 2023

A SPAD Relative Address Coding for Lateral Resolution Improvement in Coincidence Detection.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

A 64×64 active and passive imaging readout circuit based on HgCdTe-LMAPD.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

A Region of Interest Technique for Event Driven Typed SPAD Readout Circuit.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

2022
High-Precision Time Interval Measurement Method Based on Sliding Scaled Time-to-Digital Conversion Circuit.
IEEE Trans. Instrum. Meas., 2022

A 0.8-3.2 GHz PLL with wide frequency division ratio range.
Microelectron. J., 2022

2021
Modeling and Analysis of a Frequency-Locked Loop Based on Two-Stage Ring Voltage-Controlled Oscillator.
Circuits Syst. Signal Process., 2021

2020
A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter.
Microelectron. J., 2020

2019
A Wide Dynamic Range and Low Bit Error Pixel TDC Suitable for Array Application.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

64 × 64 GM-APD array-based readout integrated circuit for 3D imaging applications.
Sci. China Inf. Sci., 2019

2018
Review: Static and Dynamic Analysis Methods for Multi-Branch Biasing Circuits.
J. Circuits Syst. Comput., 2018

Low-jitter DLL applied for two-segment TDC.
IET Circuits Devices Syst., 2018

2017
Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme.
IEEE Trans. Circuits Syst. II Express Briefs, 2017

A hybrid time-to-digital converter based on residual time extraction and amplification.
Microelectron. J., 2017

Compact Active Quenching Circuit for Single Photon Avalanche Diodes Arrays.
J. Circuits Syst. Comput., 2017


  Loading...