Ju Hee Choi

Orcid: 0000-0001-6667-8859

According to our database1, Ju Hee Choi authored at least 16 papers between 2010 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
A Genetic Algorithm and PCA-Based Feature Selection to Improve the Failure Diagnosis Performance of Railway Vehicle Doors.
IEEE Access, 2022

2017
Fast Writeable Block-Aware Cache Update Policy for Spin-Transfer-Torque RAM.
IEEE Trans. Very Large Scale Integr. Syst., 2017

NVM Way Allocation Scheme to Reduce NVM Writes for Hybrid Cache Architecture in Chip-Multiprocessors.
IEEE Trans. Parallel Distributed Syst., 2017

RRWL: Round Robin-Based Wear Leveling Using Block Erase Table for Flash Memory.
IEICE Trans. Inf. Syst., 2017

2016
PBGC: Proxy Block-Based Garbage Collection for Index Structures in NAND Flash Memory.
IEICE Trans. Inf. Syst., 2016

HaWL: Hidden Cold Block-Aware Wear Leveling Using Bit-Set Threshold for NAND Flash Memory.
IEICE Trans. Inf. Syst., 2016

Migration Cost Sensitive Garbage Collection Technique for Non-Volatile Memory Systems.
IEICE Trans. Inf. Syst., 2016

Demand-Aware NVM Capacity Management Policy for Hybrid Cache Architecture.
Comput. J., 2016

2015
Bypassing method for STT-RAM based inclusive last-level cache.
Proceedings of the 2015 Conference on research in adaptive and convergent systems, 2015

2014
Data Filter Cache with Partial Tag Matching for Low Power Embedded Processor.
IEICE Trans. Inf. Syst., 2014

Write Avoidance Cache Coherence Protocol for Non-volatile Memory as Last-Level Cache in Chip-Multiprocessor.
IEICE Trans. Inf. Syst., 2014

Adaptive replacement policy for hybrid cache architecture.
IEICE Electron. Express, 2014

Adaptive cache compression for non-volatile memories in embedded system.
Proceedings of the 2014 Conference on Research in Adaptive and Convergent Systems, 2014

2013
Data filter cache with word selection cache for low power embedded processor.
Proceedings of the Research in Adaptive and Convergent Systems, 2013

2012
Low Power Instruction Cache with Word Selective Line Buffer.
Proceedings of the 15th IEEE International Conference on Computational Science and Engineering, 2012

2010
Selective Access to Filter Cache for Low-Power Embedded Systems.
Proceedings of the 43rd Hawaii International International Conference on Systems Science (HICSS-43 2010), 2010


  Loading...