Lei Ju

According to our database1, Lei Ju authored at least 87 papers between 2007 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2019
EMC: Energy-Aware Morphable Cache Design for Non-Volatile Processors.
IEEE Trans. Computers, 2019

Dynamically Reconfigurable Architecture for High-Throughput Hash Function in Key-Value Store.
Proceedings of the 21st IEEE International Conference on High Performance Computing and Communications; 17th IEEE International Conference on Smart City; 5th IEEE International Conference on Data Science and Systems, 2019

Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2018
Shared Last-Level Cache Management and Memory Scheduling for GPGPUs with Hybrid Main Memory.
ACM Trans. Embedded Comput. Syst., 2018

Analyzing Data Cache Related Preemption Delay With Multiple Preemptions.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2018

NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2018

Position prediction system based on spatio-temporal regularity of object mobility.
Inf. Syst., 2018

Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

2017
SLA-aware energy-efficient scheduling scheme for Hadoop YARN.
The Journal of Supercomputing, 2017

Memory-Aware Embedded Control Systems Design.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2017

Energy-aware morphable cache management for self-powered non-volatile processors.
Proceedings of the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2017

Scope-Aware Useful Cache Block Analysis for Data Cache Related Preemption Delay.
Proceedings of the 2017 IEEE Real-Time and Embedded Technology and Applications Symposium, 2017

Runtime and reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs.
Proceedings of the IEEE 6th Non-Volatile Memory Systems and Applications Symposium, 2017

Unified nvTCAM and sTCAM architecture for improving packet matching performance.
Proceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, 2017

Design Exploration for Multiple Level Cell Based Non-Volatile FPGAs.
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

Time Mode Based Next Position Prediction System.
Proceedings of the 19th IEEE International Conference on High Performance Computing and Communications; 15th IEEE International Conference on Smart City; 3rd IEEE International Conference on Data Science and Systems, 2017

An Implementation of Number Plate Recognition without Segmentation Using Convolutional Neural Network.
Proceedings of the 19th IEEE International Conference on High Performance Computing and Communications; 15th IEEE International Conference on Smart City; 3rd IEEE International Conference on Data Science and Systems, 2017

Shared last-level cache management for GPGPUs with hybrid main memory.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.
Proceedings of the 54th Annual Design Automation Conference, 2017

Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.
Proceedings of the 54th Annual Design Automation Conference, 2017

2016
Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main Memory.
Signal Processing Systems, 2016

Data aggregation framework for energy-efficient WirelessHART networks.
Journal of Systems Architecture - Embedded Systems Design, 2016

Energy efficient task allocation for hybrid main memory architecture.
Journal of Systems Architecture - Embedded Systems Design, 2016

Clustering-Based Data Aggregation and Routing for Real-Time WirelessHART Communication.
Proceedings of the Challenges and Opportunity with Big Data, 2016

The research on security SDN south interface based on OTR protocol.
Proceedings of the 16th International Symposium on Communications and Information Technologies, 2016

A Novel Page Caching Policy for PCM and DRAM of Hybrid Memory Architecture.
Proceedings of the 13th International Conference on Embedded Software and Systems, 2016

Energy Efficient Routing Algorithm Using Software Defining Network for WSNs via Unequal Clustering.
Proceedings of the Geo-Spatial Knowledge and Intelligence, 2016

Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Write-back aware shared last-level cache management for hybrid main memory.
Proceedings of the 53rd Annual Design Automation Conference, 2016

GPCA-SIFT: A New Local Feature Descriptor for Scene Image Classification.
Proceedings of the Pattern Recognition - 7th Chinese Conference, 2016

2015
Instruction Cache Locking Using Temporal Reuse Profile.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2015

Enhance Internet Access Ability for Ad Hoc Network with On-Demand Gateway Broadcast Strategy.
IJWIN, 2015

A Novel OpenFlow-Based DDoS Flooding Attack Detection and Response Mechanism in Software-Defined Networking.
IJISP, 2015

Circuit Implementation of Multiscroll Chaotic Attractors Generated Using Step Function.
I. J. Bifurcation and Chaos, 2015

Gateway pheromone-based adaptive internet access scheme for mobile ad hoc networks.
IJAHUC, 2015

An Entropy-Based Distributed DDoS Detection Mechanism in Software-Defined Networking.
Proceedings of the 2015 IEEE TrustCom/BigDataSE/ISPA, 2015

Energy efficient task allocation for hybrid main memory architecture.
Proceedings of the IEEE Non-Volatile Memory System and Applications Symposium, 2015

Hybrid scratchpad and cache memory management for energy-efficient parallel HEVC encoding.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Reducing Journaling Overhead with Hybrid Buffer Cache.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2015

AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

A Novel Memory Block Management Scheme for PCM Using WOM-Code.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

Superframe Scheduling for Data Aggregation in WirelessHART Networks.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

SLA-Aware Energy-Efficient Scheduling Scheme for Hadoop YARN.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

Minimizing Update Bits of NVM-Based Main Memory Using Bit Flipping and Cyclic Shifting.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

Managing hybrid on-chip scratchpad and cache memories for multi-tasking embedded systems.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

Approximation-aware scheduling on heterogeneous multi-core architectures.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

A three-stage-write scheme with flip-bit for PCM main memory.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

2014
A real-time flash translation layer via adaptive partial garbage collection.
IJES, 2014

High Performance FPGA Implementation of Elliptic Curve Cryptography over Binary Fields.
Proceedings of the 13th IEEE International Conference on Trust, 2014

A High-Performance Distributed Certificate Revocation Scheme for Mobile Ad Hoc Networks.
Proceedings of the 13th IEEE International Conference on Trust, 2014

On-demand gateway broadcast scheme for connecting mobile ad hoc networks to the Internet.
Proceedings of the International Conference on Smart Computing, 2014

Energy efficient real-time task scheduling for embedded systems with hybrid main memory.
Proceedings of the 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014

Reliable and Energy Efficient Routing Algorithm for WirelessHART.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2014

An Improved Energy-Efficient Scheduling for Precedence Constrained Tasks in Multiprocessor Clusters.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2014

Fast and Accurate Code Placement of Embedded Software for Hybrid On-Chip Memory Architecture.
Proceedings of the 2014 IEEE International Conference on High Performance Computing and Communications, 2014

SRFTL: An Adaptive Superblock-Based Real-Time Flash Translation Layer for NAND Flash Memory.
Proceedings of the 2014 IEEE International Conference on High Performance Computing and Communications, 2014

Double Circulation Wear Leveling for PCM-Based Embedded Systems.
Proceedings of the Advanced Computer Architecture - 10th Annual Conference, 2014

2013
Impact of trust model on on-demand multi-path routing in mobile ad hoc networks.
Computer Communications, 2013

Trust prediction and trust-based source routing in mobile ad hoc networks.
Ad Hoc Networks, 2013

Context-Aware Routing Algorithm for WSNs Based on Unequal Clustering.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Dependency-Based Energy-Efficient Scheduling for Homogeneous Multi-core Clusters.
Proceedings of the 12th IEEE International Conference on Trust, 2013

TimSim: A Timestep-Based Wireless Ad-Hoc Network Simulator.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Normal Vector Based Fault-Tolerant Event Boundary Detection in Wireless Sensor Networks.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Light-Weight Trust-Based On-Demand Multipath Routing Protocol for Mobile Ad Hoc Networks.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Thermal-Aware On-Chip Memory Architecture Exploration.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Multivalued Trust Routing Based on Topology Level for Wireless Sensor Networks.
Proceedings of the 12th IEEE International Conference on Trust, 2013

Data Allocation for Embedded Systems with Hybrid On-Chip Scratchpad and Caches.
Proceedings of the 10th IEEE International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing, 2013

Slack-Time-Aware Energy Efficient Scheduling for Multiprocessor SoCs.
Proceedings of the 10th IEEE International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing, 2013

Binarization based implementation for real-time human detection.
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013

Binarization-Based Human Detection for Compact FPGA Implementation.
Proceedings of the Advanced Parallel Processing Technologies, 2013

2012
Performance debugging of Esterel specifications.
Real-Time Systems, 2012

The Research and Application of a Specific Instruction Processor for SMS4.
Proceedings of the 11th IEEE International Conference on Trust, 2012

Tenant Onboarding in Evolving Multi-tenant Software-as-a-Service Systems.
Proceedings of the 2012 IEEE 19th International Conference on Web Services, 2012

Energy Efficient Routing Algorithm for WSNs via Unequal Clustering.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

ASIP-based Design and Implementation of RSA for Embedded Systems.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

2011
Trust management model for mobile ad hoc network based on analytic hierarchy process and fuzzy theory.
IET Wireless Sensor Systems, 2011

Multicast Trusted Routing with QoS Multi-constraints in Wireless Ad Hoc Networks.
Proceedings of the IEEE 10th International Conference on Trust, 2011

Scope-Aware Data Cache Analysis for WCET Estimation.
Proceedings of the 17th IEEE Real-Time and Embedded Technology and Applications Symposium, 2011

A Subjective Trust Management Model with Multiple Decision Factors for MANET Based on AHP and Fuzzy Logic Rules.
Proceedings of the 2011 IEEE/ACM International Conference on Green Computing and Communications (GreenCom), 2011

Hydrodynamic performance calculation and motion simulation of an AUV with appendages.
Proceedings of the International Conference on Electronic and Mechanical Engineering and Information Technology, 2011

2010
Timing analysis of esterel programs on general-purpose multiprocessors.
Proceedings of the 47th Design Automation Conference, 2010

2009
Cache-aware optimization of BAN applications.
Design Autom. for Emb. Sys., 2009

Context-sensitive timing analysis of Esterel programs.
Proceedings of the 46th Design Automation Conference, 2009

2008
Schedulability Analysis of MSC-based System Models.
Proceedings of the 14th IEEE Real-Time and Embedded Technology and Applications Symposium, 2008

Cache-aware optimization of BAN applications.
Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008

Performance debugging of Esterel specifications.
Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008

2007
Accounting for cache-related preemption delay in dynamic priority schedulability analysis.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007


  Loading...