Mayur Agarwal

Orcid: 0000-0003-0729-4606

According to our database1, Mayur Agarwal authored at least 4 papers between 2016 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Design and implementation of 20-T hybrid full adder for high-performance arithmetic applications.
Microelectron. J., 2021

2020
High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell.
IEEE Trans. Very Large Scale Integr. Syst., 2020

2019
An IEEE Single Precision Floating Point Arithmetic-Based Apodization Architecture for Portable Ultrasound Imaging System.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

2016
Architecture of a real-time delay calculator for digital beamforming in ultrasound system.
IET Circuits Devices Syst., 2016


  Loading...