Murat Tuna

Orcid: 0000-0003-3511-1336

According to our database1, Murat Tuna authored at least 11 papers between 2015 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
A Novel 3D Chaotic System With Line Equilibrium: Multistability, Integral Sliding Mode Control, Electronic Circuit, FPGA Implementation and Its Image Encryption.
IEEE Access, 2022

2021
A 5-D Multi-Stable Hyperchaotic Two-Disk Dynamo System With No Equilibrium Point: Circuit Design, FPGA Realization and Applications to TRNGs and Image Encryption.
IEEE Access, 2021

2020
A novel ANN-based four-dimensional two-disk hyperchaotic dynamical system, bifurcation analysis, circuit realisation and FPGA-based TRNG implementation.
Int. J. Comput. Appl. Technol., 2020

A Novel Simple 4-D Hyperchaotic System with a Saddle-Point Index-2 Equilibrium Point and Multistability: Design and FPGA-Based Applications.
Circuits Syst. Signal Process., 2020

2019
High speed FPGA-based chaotic oscillator design.
Microprocess. Microsystems, 2019

A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array.
Int. J. Circuit Theory Appl., 2019

Real-time high-speed 5-D hyperchaotic Lorenz system on FPGA.
Int. J. Comput. Appl. Technol., 2019

2017
Kaos tabanlı çift entropi çekirdekli gerçek rasgele sayı üreteci tasarımı ve FPGA üzerinde gerçekleştirilmesi (Chaos-based dual entropy core true random number generator design and its realization on FPGA)
PhD thesis, 2017

2016
Real time hardware implementation of the 3D chaotic oscillator which having golden-section equilibra.
Proceedings of the 24th Signal Processing and Communication Application Conference, 2016

2015
Real time implementation of a novel chaotic generator on FPGA.
Proceedings of the 2015 23nd Signal Processing and Communications Applications Conference (SIU), 2015

Edge dedection application with FPGA based Sobel operator.
Proceedings of the 2015 23nd Signal Processing and Communications Applications Conference (SIU), 2015


  Loading...