Nazrul Anuar

Orcid: 0000-0001-6657-2982

According to our database1, Nazrul Anuar authored at least 20 papers between 2009 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Recent Advances in Nondestructive Method and Assessment of Corrosion Undercoating in Carbon-Steel Pipelines.
Sensors, 2022

Recent Advances in Non-Invasive Blood Pressure Monitoring and Prediction Using a Machine Learning Approach.
Sensors, 2022

Automated Deployment of Virtual Network Function in 5G Network Slicing Using Deep Reinforcement Learning.
IEEE Access, 2022

Machine Learning Approach on Photoplethysmogram Morphology for Psychiatric Disorders Prediction.
Proceedings of the 5th International Conference on Communications, 2022

2021
Public Safety Mobile Broadband System: From Shared Network to Logically Dedicated Approach Leveraging 5G Network Slicing.
IEEE Syst. J., 2021

FRCNN-GNB: Cascade Faster R-CNN With Gabor Filters and Naïve Bayes for Enhanced Eye Detection.
IEEE Access, 2021

2020
Ejectorless Method for Die Attach Pick Up for Cracking Improvement on Thin High-Aspect Ratio Die.
Int. J. Online Biomed. Eng., 2020

Cardiovascular Disease Prediction from Electrocardiogram by Using Machine Learning.
Int. J. Online Biomed. Eng., 2020

Methods of Extracting Feature from Photoplethysmogram Waveform for Non-Invasive Diagnostic Applications.
Int. J. Online Biomed. Eng., 2020

2019
Efficient admission control and resource allocation mechanisms for public safety communications over 5G network slice.
Telecommun. Syst., 2019

ECG-based Detection and Prediction Models of Sudden Cardiac Death: Current Performances and New Perspectives on Signal Processing Techniques.
Int. J. Online Biomed. Eng., 2019

2012
LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier.
Microelectron. J., 2012

Accurate capturing of the statistical aspect of NBTI/PBTI variability into statistical compact models.
Microelectron. J., 2012

Power-saving analysis of adiabatic logic in subthreshold region.
Proceedings of the International Symposium on Intelligent Signal Processing and Communications Systems, 2012

A low-power sense amplifier for adiabatic memory using memristor.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2PCDAL: Two-phase clocking dual-rail adiabatic logic.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2010
4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR.
Proceedings of the 18th IEEE/IFIP VLSI-SoC 2010, 2010

2009
Two phase clocked adiabatic static CMOS logic.
Proceedings of the 2008 IEEE International Symposium on System-on-Chip, 2009

Fundamental logics based on two phase clocked adiabatic static CMOS logic.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

4-bit ripple carry adder of two-phase clocked adiabatic static CMOS logic: A comparison with static CMOS.
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009


  Loading...