Ping Chao

According to our database1, Ping Chao authored at least 13 papers between 1987 and 2019.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
HarDNet: A Low Memory Traffic Network.
Proceedings of the 2019 IEEE/CVF International Conference on Computer Vision, 2019

2016
A 0.5 nJ/Pixel 4 K H.265/HEVC Codec LSI for Multi-Format Smartphone Applications.
IEEE J. Solid State Circuits, 2016

A 2.6mm<sup>2</sup> 0.19nJ/pixel VP9 and multi-standard decoder LSI for Android 4K TV applications.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

2015

Energy and area efficient hardware implementation of 4K Main-10 HEVC decoder in Ultra-HD Blu-ray player and TV systems.
Proceedings of the 2015 IEEE International Conference on Multimedia and Expo, 2015

2014
A 4K×2K@60fps multi-standard TV SoC processor with integrated HDMI/MHL receiver.
Proceedings of the Symposium on VLSI Circuits, 2014

A 0.2nJ/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications.
Proceedings of the ESSCIRC 2014, 2014

2012
A 775-µW/fps/view H.264/MVC decoder chip compliant with 3D Blu-ray specifications.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2010
An elastic software cache with fast prefetching for motion compensation in video decoding.
Proceedings of the 8th International Conference on Hardware/Software Codesign and System Synthesis, 2010

2008
A motion compensation system with a high efficiency reference frame pre-fetch scheme for QFHD H.264/AVC decoding.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Reference frame access optimization for ultra high resolution H.264/AVC decoding.
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008

2007
A Highly Integrated 8mW H.264/AVC Main Profile Real-time CIF Video Decoder on a 16MHz SoC Platform.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

1987
Transition submatrices in regular homing experiments and identification of sequential machines of known class using direct-sum transition matrices.
Comput. Oper. Res., 1987


  Loading...