Qi Wu

Affiliations:
  • ScaleFlux Inc., San Jose, CA, USA
  • Skyera, San Jose, CA, USA
  • Rensselaer Polytechnic Institute, Department of Electrical, Computer and Systems Engineering, Troy, NY, USA


According to our database1, Qi Wu authored at least 10 papers between 2009 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Improving Relational Database Upon the Arrival of Storage Hardware with Built-in Transparent Compression.
Proceedings of the IEEE International Conference on Networking, Architecture and Storage, 2021

2020
Re-think Data Management Software Design Upon the Arrival of Storage Hardware with Built-in Transparent Compression.
Proceedings of the 12th USENIX Workshop on Hot Topics in Storage and File Systems, 2020

2014
OFWAR: Reducing SSD Response Time Using On-Demand Fast-Write-and-Rewrite.
IEEE Trans. Computers, 2014

2013
Using Planar Embedded DRAM in Memory Intensive Signal Processing Circuits: Case Studies on LDPC Decoding and Motion Estimation.
J. Signal Process. Syst., 2013

Using Multilevel Phase Change Memory to Build Data Storage: A Time-Aware System Design Perspective.
IEEE Trans. Computers, 2013

2012
Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications.
Proceedings of the 18th IEEE International Symposium on High Performance Computer Architecture, 2012

2011
Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems.
IEEE Trans. Very Large Scale Integr. Syst., 2011

Exploiting Heat-Accelerated Flash Memory Wear-Out Recovery to Enable Self-Healing SSDs.
Proceedings of the 3rd USENIX Workshop on Hot Topics in Storage and File Systems, 2011

2009
Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems.
Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, 2009

Impacts of though-DRAM vias in 3D processor-DRAM integrated systems.
Proceedings of the IEEE International Conference on 3D System Integration, 2009


  Loading...