Quang Dinh

According to our database1, Quang Dinh authored at least 12 papers between 2008 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Scalable Fast Multipole Method for Electromagnetic Simulations.
Proceedings of the Computational Science - ICCS 2019, 2019

2015
Scalable and efficient implementation of 3d unstructured meshes computation: a case study on matrix assembly.
Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2015

A Case Study on Using a Proto-Application as a Proxy for Code Modernization.
Proceedings of the International Conference on Computational Science, 2015

2014
Task-Based Parallelization of Unstructured Meshes Assembly Using D&C Strategy.
Proceedings of the 2014 IEEE International Conference on High Performance Computing and Communications, 2014

2013
Divide and Conquer Parallelization of Finite Element Method Assembly.
Proceedings of the Parallel Computing: Accelerating Computational Science and Engineering (CSE), 2013

2010
A Routing Approach to Reduce Glitches in Low Power FPGAs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010

BDD-based circuit restructuring for reducing dynamic power.
Proceedings of the 28th International Conference on Computer Design, 2010

Dynamic power estimation for deep submicron circuits with process variation.
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010

2009
An Approach to Application Performance Tuning.
Proceedings of the Parallel Computing: From Multicores and GPU's to Petascale, 2009

Using Multi-Core Architectures to Execute High Performance-Oriented Real-Time Applications.
Proceedings of the Parallel Computing: From Multicores and GPU's to Petascale, 2009

A Balanced Approach to Application Performance Tuning.
Proceedings of the Languages and Compilers for Parallel Computing, 2009

2008
Efficient ASIP design for configurable processors with fine-grained resource sharing.
Proceedings of the ACM/SIGDA 16th International Symposium on Field Programmable Gate Arrays, 2008


  Loading...