Rahul Nagpal

According to our database1, Rahul Nagpal authored at least 20 papers between 2004 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
MarvinEye - Autonomy in Constrained Environment.
Proceedings of the 14th International Conference on Innovations in Information Technology, 2020

PTangle: A Parallel Detector for Unverified Blockchain Transactions.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2020

Efficient Thermography Guided Learning for Breast Cancer Detection.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2020

2012
Efficient Runtime Detection and Toleration of Asymmetric Races.
IEEE Trans. Computers, 2012

Criticality guided energy aware speculation for speculative multithreaded processors.
Parallel Comput., 2012

Compiler-assisted energy optimization for clustered VLIW processors.
J. Parallel Distributed Comput., 2012

2011
Compiler-assisted power optimization for clustered VLIW architectures.
Parallel Comput., 2011

2010
Integrated energy-aware cyclic and acyclic scheduling for clustered VLIW processors.
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010

2009
Detecting and tolerating asymmetric races.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

2008
Pragmatic integrated scheduling for clustered VLIW architectures.
Softw. Pract. Exp., 2008

Compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture.
Proceedings of the 5th Conference on Computing Frontiers, 2008

2007
Register File Energy Optimization for Snooping Based Clustered VLIW Architectures.
Proceedings of the 19th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2007), 2007

Compiler-Assisted Instruction Decoder Energy Optimization for Clustered VLIW Architectures.
Proceedings of the High Performance Computing, 2007

INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations.
Proceedings of the 2007 International Conference on Compilers, 2007

2006
Exploring Energy-Performance Trade-Offs for Heterogeneous Interconnect Clustered VLIW Processors.
Proceedings of the High Performance Computing, 2006

Compiler-assisted leakage energy optimization for clustered VLIW architectures.
Proceedings of the 6th ACM & IEEE International conference on Embedded software, 2006

2005
Criticality Driven Energy Aware Speculation for Speculative Multithreaded Processors.
Proceedings of the High Performance Computing, 2005

Criticality Based Speculation Control for Speculative Multithreaded Architectures.
Proceedings of the Advanced Parallel Processing Technologies, 6th International Workshop, 2005

2004
A Graph Matching Based Integrated Scheduling Framework for Clustered VLIW Processors.
Proceedings of the 33rd International Conference on Parallel Processing Workshops (ICPP 2004 Workshops), 2004

Integrated temporal and spatial scheduling for extended operand clustered VLIW processors.
Proceedings of the First Conference on Computing Frontiers, 2004


  Loading...