S. Jayanthy
Orcid: 0000-0002-8088-4840
According to our database1,
S. Jayanthy authored at least 5 papers
between 2012 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
A Methodological Framework to Hybrid Machine Learning for Detecting Unusual Cyberattacks in Internet of Things.
IET Inf. Secur., 2025
2023
An optimized deep learning approach to detect and classify defective tiles in production line for efficient industrial quality control.
Neural Comput. Appl., May, 2023
Proceedings of the Computer, Communication, and Signal Processing. AI, Knowledge Engineering and IoT for Smart Systems, 2023
2013
Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits.
Int. J. Comput. Appl. Technol., 2013
2012
Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm.
VLSI Design, 2012