Shile Cui
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
  2013
A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array.
    
  
    Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013
    
  
    Proceedings of the IEEE 10th International Conference on ASIC, 2013