Ming-e Jing

According to our database1, Ming-e Jing authored at least 40 papers between 2005 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
PixRevive: Latent Feature Diffusion Model for Compressed Video Quality Enhancement.
Sensors, March, 2024

2023
LCCStyle: Arbitrary Style Transfer With Low Computational Complexity.
IEEE Trans. Multim., 2023

An Efficient Bundle Adjustment Approach for Stereo Visual Odometry with Pose Consensus.
Proceedings of the IEEE International Conference on Consumer Electronics, 2023

Performance Error Evaluation of gem5 Simulator for ARM Server.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

2022
Tear the Image Into Strips for Style Transfer.
IEEE Trans. Multim., 2022

2021
An Energy Efficient Computing-in-Memory Accelerator With 1T2R Cell and Fully Analog Processing for Edge AI Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

High-Density 3-D Stackable Crossbar 2D2R nvTCAM With Low-Power Intelligent Search for Fast Packet Forwarding in 5G Applications.
IEEE J. Solid State Circuits, 2021

Fast Style Transfer with High Shape Retention.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Mutli-level Regression Anchor-free Object Detection.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

Small Object Detection in Aerial Images.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

Arbitrary Style Transfer via Learning to Paint in the Feature Domain.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

Knowledge Distillation for U-Net Based Image Denoising.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

2020
A Fast QTMT Partition Decision Strategy for VVC Intra Prediction.
IEEE Access, 2020

Directly Obtaining Matching Points without Keypoints for Image Stitching.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Single Image Dehazing using a Novel Histogram Tranformation Network.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

A Hardware Friendly Haze Removal Method and Its Implementation.
Proceedings of the 2020 IEEE International Conference on Consumer Electronics (ICCE), 2020

CS-MCNet: A Video Compressive Sensing Reconstruction Network with Interpretable Motion Compensation.
Proceedings of the Computer Vision - ACCV 2020 - 15th Asian Conference on Computer Vision, Kyoto, Japan, November 30, 2020

2019
Adaptive CU Split Decision with Pooling-variable CNN for VVC Intra Encoding.
Proceedings of the 2019 IEEE Visual Communications and Image Processing, 2019

A 32-Pixel IDCT-Adapted HEVC Intra Prediction VLSI Architecture.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Very Deep Residual Network for Image Matting.
Proceedings of the 2019 IEEE International Conference on Image Processing, 2019

Enhanced Recursive Residual Network for Single Image Super-Resolution.
Proceedings of the 13th IEEE International Conference on ASIC, 2019

2018
The Hardware Acceleration of SC Decoder for Polar Code towards HLS Optimization.
Proceedings of the International SoC Design Conference, 2018

An Automatic Task Partition Method for Multi-core System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Dynamic Task Scheduler for Real Time Requirement in Cloud Computing System.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2018

Nonvolatile Crossbar 2D2R TCAM with Cell Size of 16.3 F<sup>2</sup> and K-means Clustering for Power Reduction.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018

2014
A 16-Core Processor With Shared-Memory and Message-Passing Communications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

2013
A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013

Time-Division-Multiplexer based routing algorithm for NoC system.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Implementation and optimization of 3780-point FFT on multi-core system.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Efficient implementation of 3780-point FFT on a 16-core processor.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

2012
An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012

Task-binding based branch-and-bound algorithm for NoC mapping.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

A pure software ldpc decoder on a multi-core processor platform with reduced inter-processor communication cost.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

Analog layout retargeting with geometric programming and constrains symbolization method.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

A method of quadratic programming for mapping on NoC architecture.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

2010
A Folding Strategy for SAT solvers based on Shannon's expansion theorem.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010

2007
A Novel Optimization Method for Parametric Yield: Uniform Design Mapping Distance Algorithm.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2007

Solving SAT problem by heuristic polarity decision-making algorithm.
Sci. China Ser. F Inf. Sci., 2007

2005
Efficient parametric yield optimization of VLSI circuit by uniform design sampling method.
Microelectron. Reliab., 2005


  Loading...