Swapnadip De

Orcid: 0000-0001-6250-1570

According to our database1, Swapnadip De authored at least 4 papers between 2012 and 2015.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application.
IEEE Trans. Very Large Scale Integr. Syst., 2015

Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application.
J. Circuits Syst. Comput., 2015

2012
Effect of gate engineering in double-gate MOSFETs for analog/RF applications.
Microelectron. J., 2012

1/f noise and analogue performance study of short-channel cylindrical surrounding gate MOSFET using a new subthreshold analytical pseudo-two-dimensional model.
IET Circuits Devices Syst., 2012


  Loading...