Tetsuyuki Suzaki
According to our database1,
Tetsuyuki Suzaki
authored at least 3 papers
between 1994 and 1996.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
1996
A 2.4 Gb/s receiver and a 1: 16 demultiplexer in one chip using a super self-aligned selectively grown SiGe base (SSSB) bipolar transistor.
IEEE J. Solid State Circuits, 1996
2.8-Gb/s 176-mW byte-interleaved and 3.0-Gb/s 118-mW bit-interleaved 8: 1 multiplexers with a 0.15-μm CMOS technology.
IEEE J. Solid State Circuits, 1996
1994
IEEE J. Solid State Circuits, December, 1994