Tong Li

Affiliations:
  • Lenovo
  • Intel
  • Duke University


According to our database1, Tong Li authored at least 13 papers between 1999 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2013
Reducing cache and TLB power by exploiting memory region and privilege level semantics.
J. Syst. Archit., 2013

2012
Reducing L1 caches power by exploiting software semantics.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012

2010
Operating system support for overlapping-ISA heterogeneous multi-core architectures.
Proceedings of the 16th International Conference on High-Performance Computer Architecture (HPCA-16 2010), 2010

2009
Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

2008
Using OS Observations to Improve Performance in Multicore Systems.
IEEE Micro, 2008

LinSched: The Linux Scheduler Simulator.
Proceedings of the ISCA 21st International Conference on Parallel and Distributed Computing and Communication Systems, 2008

2007
Efficient operating system scheduling for performance-asymmetric multi-core architectures.
Proceedings of the ACM/IEEE Conference on High Performance Networking and Computing, 2007

Soft Real-Time Scheduling on Performance Asymmetric Multicore Platforms.
Proceedings of the 13th IEEE Real-Time and Embedded Technology and Applications Symposium, 2007

2006
Spin Detection Hardware for Improved Management of Multithreaded Systems.
IEEE Trans. Parallel Distributed Syst., 2006

2005
Pulse: A Dynamic Deadlock Detection Mechanism Using Speculative Execution.
Proceedings of the 2005 USENIX Annual Technical Conference, 2005

2003
Quantifying instruction criticality for shared memory multiprocessors.
Proceedings of the SPAA 2003: Proceedings of the Fifteenth Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2003

2002
A Large, Fast Instruction Window for Tolerating Cache Misses.
Proceedings of the 29th International Symposium on Computer Architecture (ISCA 2002), 2002

1999
My Brain is Full: When More Memory Helps.
Proceedings of the UAI '99: Proceedings of the Fifteenth Conference on Uncertainty in Artificial Intelligence, Stockholm, Sweden, July 30, 1999


  Loading...