Vijaypal Singh Rathor

Orcid: 0000-0002-0326-3282

According to our database1, Vijaypal Singh Rathor authored at least 16 papers between 2017 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
GateLock: Input-Dependent Key-Based Locked Gates for SAT Resistant Logic Locking.
IEEE Trans. Very Large Scale Integr. Syst., February, 2024

2023
Hybrid technique for crop image compression using discrete wavelet transform and sparse singular vector reconstruction.
Comput. Electron. Agric., December, 2023

Multi-Objective Optimization Based Test Pattern Generation for Hardware Trojan Detection.
J. Electron. Test., June, 2023

Multiview deep learning-based attack to break text-CAPTCHAs.
Int. J. Mach. Learn. Cybern., March, 2023

A New ATPG and Online Monitoring based Technique for Hardware Trojan Detection.
Microprocess. Microsystems, 2023

2022
Hyperspectral image classification using multiobjective optimization.
Multim. Tools Appl., 2022

Significance driven inverse distance weighted filter to restore impulsive noise corrupted X-ray image.
J. Ambient Intell. Humaniz. Comput., 2022

Cooperative Geometric Scheme for Passive Localization of Target in an Indoor Environment.
Proceedings of the IEEE Symposium Series on Computational Intelligence, 2022

2021
A Lightweight Robust Logic Locking Technique to Thwart Sensitization and Cone-Based Attacks.
IEEE Trans. Emerg. Top. Comput., 2021

A new hardware Trojan detection technique using deep convolutional neural network.
Integr., 2021

Security analysis of image CAPTCHA using a mask R-CNN-based attack model.
Int. J. Ad Hoc Ubiquitous Comput., 2021

2020
A Novel Low Complexity Logic Encryption Technique for Design-for-Trust.
IEEE Trans. Emerg. Top. Comput., 2020

New lightweight Anti-SAT block design and obfuscation technique to thwart removal attack.
Integr., 2020

2018
New Lightweight Architectures for Secure FSM Design to Thwart Fault Injection and Trojan Attacks.
J. Electron. Test., 2018

An Energy-Efficient Trusted FSM Design Technique to Thwart Fault Injection and Trojan Attacks.
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018

2017
New Light Weight Threshold Voltage Defined Camouflaged Gates for Trustworthy Designs.
J. Electron. Test., 2017


  Loading...