According to our database1, Vyas Krishnan authored at least 7 papers between 2006 and 2010.
Legend:Book In proceedings Article PhD thesis Other
IEEE Trans. Very Large Scale Integr. Syst., 2010
Simultaneous Peak Temperature and Average Power Minimization during Behavioral Synthesis.
Proceedings of the VLSI Design 2009: Improving Productivity through Higher Abstraction, 2009
Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis.
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis.
Proceedings of the IFIP VLSI-SoC 2007, 2007
A 3D-Layout Aware Binding Algorithm for High-Level Synthesis of Three-Dimensional Integrated Circuits.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007
A genetic algorithm for the design space exploration of datapaths during high-level synthesis.
IEEE Trans. Evol. Comput., 2006
Design Space Exploration of RTL Datapaths Using Rent Parameter based Stochastic Wirelength Estimation.
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006