Xiaofeng Yang
Orcid: 0000-0003-1400-7994Affiliations:
- Reexen Technology, Shenzhen, China
- University of Macau, State Key Laboratory of Analog and Mixed-Signal VLSI, Macau (PhD 2019)
According to our database1,
Xiaofeng Yang
authored at least 5 papers
between 2018 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Topkima-Former: Low-Energy, Low-Latency Inference for Transformers Using Top-k In-Memory ADC.
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2025
2023
A 0.016mm<sup>2</sup> Active Area 4GHz Fully Ring-Oscillator-Based Cascaded Fractional-N PLL With Burst-Mode Sampling.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2023
2020
A Calibration-Free Ring-Oscillator PLL With Gain Tracking Achieving 9% Jitter Variation Over PVT.
IEEE Trans. Circuits Syst., 2020
2019
A -246dB Jitter-FoM 2.4GHz Calibration-Free Ring-Oscillator PLL Achieving 9% Jitter Variation Over PVT.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019
2018
Analysis of Common-Mode Interference and Jitter of Clock Receiver Circuits With Improved Topology.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018