Yuan Yao

Orcid: 0000-0001-7479-9263

Affiliations:
  • Harvard University, Cambridge, MA, USA
  • Zhejiang University, School of Computer Science and Technology, Hangzhou, China (PhD 2017)


According to our database1, Yuan Yao authored at least 8 papers between 2013 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Early DSE and Automatic Generation of Coarse-grained Merged Accelerators.
ACM Trans. Embed. Comput. Syst., March, 2023

2020
SMAUG: End-to-End Full-Stack Simulation Infrastructure for Deep Learning Workloads.
ACM Trans. Archit. Code Optim., 2020

A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs.
Proceedings of the ISLPED '20: ACM/IEEE International Symposium on Low Power Electronics and Design, 2020

2019
Determining Optimal Coherency Interface for Many-Accelerator SoCs Using Bayesian Optimization.
IEEE Comput. Archit. Lett., 2019

2017
TC-Release++: An Efficient Timestamp-Based Coherence Protocol for Many-Core Architectures.
IEEE Trans. Parallel Distributed Syst., 2017

2016
Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures.
Proceedings of the 2016 International Conference on Supercomputing, 2016

2015
SelectDirectory: a selective directory for cache coherence in many-core architectures.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2013
FPGA based hardware-software co-designed dynamic binary translation system.
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013


  Loading...