Ahmed E. AbdelRahman

Orcid: 0000-0002-1260-7155

According to our database1, Ahmed E. AbdelRahman authored at least 19 papers between 2016 and 2026.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

Online presence:

On csauthors.net:

Bibliography

2026
An 8-ppm/°C 100-MHz RC Oscillator With Implicit Temperature Compensation and Resistor Aging Characterization.
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2026

A Carrier Phase Recovery Loop for a 3.2-pJ/b, 24-Gb/s QPSK Coherent Optical Receiver.
IEEE J. Solid State Circuits, May, 2026

A 1.54-pJ/b 64-Gb/s 16-QAM Intradyne Coherent Optical Receiver in 28-nm CMOS.
IEEE J. Solid State Circuits, January, 2026

A 12-25GHz Ring-PLL Clock Generator Achieving 98fs Jitter and <-52dBc Spurs Using a 22fs Quadrupler and Sub-Sampling Error Extraction.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2026

A 64-Gb/s QPSK Carrier-Phase-Recovery Loop with Wide IF Range Using Dual-Oscillator Frequency Translation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2026

A 14GHz 16-Phase Calibration-Free Fractional-N Ring-PLL with 118fs Jitter Using Phase- and Voltage-domain Quantization Error Cancellation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2026

A 4x4 MIMO Equalizer for Polarization Crosstalk Cancellation in 160 Gb/s DP-QPSK/16QAM Coherent Optical Receivers.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2026

2025
36.7 A 1.54pJ/b 64Gb/s 16-QAM Intradyne Coherent Optical Receiver in 28nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2025

2024
7.8 A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-14GHz and -54.4dBc Spurs Under 50mV Supply Noise.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024

2023
A Temperature- and Aging-Compensated RC Oscillator With ±1030-ppm Inaccuracy From40 °C to 85 °C After Accelerated Aging for 500 h at 125 °C.
IEEE J. Solid State Circuits, December, 2023

A 20-μs Turn-On Time, 24-kHz Resolution, 1.5-100-MHz Digitally Programmable Temperature-Compensated Clock Generator.
IEEE J. Solid State Circuits, March, 2023

A 1-μW/MHz RC Oscillator With Three-Point Trimmed 2.1-ppm/°C and Single-Point Trimmed 8.7-ppm/°C Stability From40 °C to 95 °C.
IEEE J. Solid State Circuits, 2023

A 5.2 Gb/s 3 mm Air-Gap 4.7 pJ/bit Capacitively-Coupled Transceiver for Giant Video Walls Enabled by a Dual-Edge Tracking Clock and Data Recovery Loop.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

A $1.4\mu$ W/MHz 100MHz RC Oscillator with $\pm$ 1030ppm Inaccuracy from $-40^{\circ}\mathrm{C}$ to $85^{\circ}\mathrm{C}$ After Accelerated Aging for 500 Hours at $125^{\circ}\mathrm{C}$.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023

A Carrier-Phase-Recovery Loop for a 3.2pJ/b 24Gb/s QPSK Coherent Optical Receiver.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023

2022
A 20µs turn-on time, 24kHz resolution, 1.5-100MHz digitally programmable temperature-compensated clock generator with 7.5ppm/°C inaccuracy.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022

2021
Novel Decimation Topology with Improved Jitter Performance for Clock and Data Recovery Systems.
Proceedings of the 19th IEEE International New Circuits and Systems Conference, 2021

A second-order temperature compensated 1μW/MHz 100MHz RC oscillator with ±140ppm inaccuracy from -40°C to 95°C.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021

2016
A fast-locking all-digital clock and data recovery circuit using successive approximation.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016


  Loading...