Arash Hejazi
Orcid: 0000-0002-5852-5761
According to our database1,
Arash Hejazi
authored at least 19 papers
between 2015 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2022
T/R RF Switch with 150 ns Switching Time and over 100 dBc IMD for Wideband Mobile Applications in Thick Oxide SOI Process.
Sensors, 2022
A High-Power 3P3T Cross Antenna Switch with Low Harmonic Distortion and Enhanced Isolation Using T-Type Pull-Down Path for Cellular Mobile Devices.
Sensors, 2022
A Design of Analog Front-End with DBPSK Demodulator for Magnetic Field Wireless Network Sensors.
Sensors, 2022
A Wideband Multilevel Reconfigurable Class E/F<sub>23</sub> Power Amplifier With a Band-Selecting Tracking Reactance Compensation Automatic Calibration Algorithm.
IEEE Access, 2022
A 5.8 GHz RF Receiver Front-End With 77.6 dB Dynamic Range AGC for a DSRC Transceiver.
IEEE Access, 2022
2021
A 15-W Triple-Mode Wireless Power Transmitting Unit With High System Efficiency Using Integrated Power Amplifier and DC-DC Converter.
IEEE Trans. Ind. Electron., 2021
A 77-dB Dynamic-Range Analog Front-End for Fine-Dust Detection Systems with Dual-Mode Ultra-Low Noise TIA.
Sensors, 2021
An Ultra-Low-Power 2.4 GHz All-Digital Phase-Locked Loop With Injection-Locked Frequency Multiplier and Continuous Frequency Tracking.
IEEE Access, 2021
Proceedings of the 18th International SoC Design Conference, 2021
Proceedings of the Twelfth International Conference on Ubiquitous and Future Networks, 2021
2020
A Low-Power Multichannel Time-to-Digital Converter Using All-Digital Nested Delay-Locked Loops With 50-ps Resolution and High Throughput for LiDAR Sensors.
IEEE Trans. Instrum. Meas., 2020
A Design of 6.8 mW All Digital Delay Locked Loop With Digitally Controlled Dither Cancellation for TDC in Ranging Sensor.
IEEE Access, 2020
A Sub-1-mW Fractional-N Phase-Locked Loop For Mixer-Based Wake-up Receiver In Wireless Sensors.
Proceedings of the International SoC Design Conference, 2020
A Dual-Mode Adjustable High-Gain Ultra-Low Noise Transimpedance Amplifier for Fine Dust Detection.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
2018
A Sigma-Delta ADC for Signal Conditioning IC of Automotive Piezo-Resistive Pressure Sensors with over 80 dB SNR.
Sensors, 2018
Modeling of Reference Injection Based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in Lab VIEW.
Proceedings of the 15th International Conference on Synthesis, 2018
1.6-ppm/°C Reference Voltage Generator with PSRR of -93dB based on Threshold Voltage Difference of LVT and SVT Devices.
Proceedings of the International SoC Design Conference, 2018
2015
A digitally assisted 20MHz-600MHz 16-phase DLL enhanced with dynamic gain control loop.
Proceedings of the European Conference on Circuit Theory and Design, 2015