Sang Yun Kim

Orcid: 0000-0003-4192-7438

Affiliations:
  • Samsung Electronics, Hwaseong, South Korea
  • Sungkyunkwan University, Suwon, South Korea (PhD 2017)


According to our database1, Sang Yun Kim authored at least 14 papers between 2016 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.
IEEE J. Solid State Circuits, 2021

2020
22.2 An 8.5Gb/s/pin 12Gb-LPDDR5 SDRAM with a Hybrid-Bank Architecture using Skew-Tolerant, Low-Power and Speed-Boosting Techniques in a 2nd generation 10nm DRAM Process.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2019
Design of a 900 MHz Dual-Mode SWIPT for Low-Power IoT Devices.
Sensors, 2019

A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

2018
A 39.5-dB SNR, 300-Hz Frame-Rate, 56 × 70-Channel Read-Out IC for Electromagnetic Resonance Touch Panels.
IEEE Trans. Ind. Electron., 2018

A 0.33-1 GHz Open-Loop Duty Cycle Corrector With Digital Falling Edge Modulator.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

A Sigma-Delta ADC for Signal Conditioning IC of Automotive Piezo-Resistive Pressure Sensors with over 80 dB SNR.
Sensors, 2018

A High Noise Immunity, 28 × 16-Channel Finger Touch Sensing IC Using OFDM and Frequency Translation Technique.
Sensors, 2018

A 6-bit 4 MS/s 26fJ/conversion-step segmented SAR ADC with reduced switching energy for BLE.
Int. J. Circuit Theory Appl., 2018

A 5.2 GHz RF Energy Harvester System Using Reconfigurable Parallel Rectenna.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

2017
An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System.
IEEE Trans. Very Large Scale Integr. Syst., 2017

A 10-bit 1 MS/s segmented Dual-Sampling SAR ADC with reduced switching energy.
Microelectron. J., 2017

An Ultra Low Power, 3-Wire Serial Interface Design for Data Converters in Pin-Constrainted Applications with 180 nm CMOS Technology.
Proceedings of the 2017 International Conference on Frontiers of Information Technology, 2017

2016
11-Bit 1.8uW 40KS/s segmented SAR ADC for sensor applications.
Proceedings of the International SoC Design Conference, 2016


  Loading...