Ilya Levin

Orcid: 0000-0002-0298-4547

According to our database1, Ilya Levin authored at least 35 papers between 1995 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
SCAFFLSA: Quantifying and Eliminating Heterogeneity Bias in Federated Linear Stochastic Approximation and Temporal Difference Learning.
CoRR, 2024

2022
Teaching machine learning in elementary school.
Int. J. Child Comput. Interact., 2022

2021
Neural Network Construction Practices in Elementary School.
Künstliche Intell., 2021

Culture and Society in the Digital Age.
Inf., 2021

Model-free policy evaluation in Reinforcement Learning via upper solutions.
CoRR, 2021

2014
Recognition, reconstruction and fault identification problems in boolean concepts learning.
Proceedings of the 10th European Workshop on Microelectronics Education (EWME), 2014

One-Max Constant-Probability Models for Complex Networks.
Proceedings of the Complex Networks V, 2014

2011
Determining the Number of Paths in Decision Diagrams by Using Autocorrelation Coefficients.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011

Detection of Trojan HW by using hidden information on the system.
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011

Generalized If-Then-Else Operator for Compact Polynomial Representation of Multi Output Functions.
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011

2010
Fault tolerance of decomposed PLAs.
Proceedings of the 2010 East-West Design & Test Symposium, 2010

Duplication Based One-to-Many Coding for Trojan HW Detection.
Proceedings of the 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2010

2009
Designing fault tolerant FSM by nano-PLA.
Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS 2009), 2009

Personalizing Education in Post-Industrial Society.
Proceedings of the Third International Conference on the Digital Society (ICDS 2009), 2009

2008
Arbitrary Error Detection in Combinational Circuits by Using Partitioning.
Proceedings of the 23rd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2008), 2008

2007
Use of gray decoding for implementation of symmetric functions.
Proceedings of the IFIP VLSI-SoC 2007, 2007

Design of Design Methodology for Autonomous Robots.
Proceedings of the RoboCup 2007: Robot Soccer World Cup XI, 2007

Reduction of Fault Latency in Sequential Circuits by using Decomposition.
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007

2006
AC-DC converters with bi-directional power flow and some possible applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Cascade Scheme for Concurrent Errors Detection.
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006

2005
Implementation of Concurrent Checking Circuits by Independent Sub-circuits.
Proceedings of the 20th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2005), 2005

2004
Fuzzy decision diagram realization by analog CMOS summing amplifiers.
Proceedings of the 2004 11th IEEE International Conference on Electronics, 2004

Techniques for formal transformations of binary decision diagrams.
Proceedings of the 2004 11th IEEE International Conference on Electronics, 2004

2003
Increasing Implementability of beta-driven Threshold Checkers.
Proceedings of the 9th IEEE International On-Line Testing Symposium (IOLTS 2003), 2003

Designing FPGA based Self-Testing Checkers for m-out-of-n Codes.
Proceedings of the 9th IEEE International On-Line Testing Symposium (IOLTS 2003), 2003

2002
Sequential Circuits Applicable for Detecting Different Types of Faults.
Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW 2002), 2002

Self-checking sequential circuits with self-healing ability.
Proceedings of the 12th ACM Great Lakes Symposium on VLSI 2002, 2002

Fault Latencies of Concurrent Checking FSMs.
Proceedings of the 2002 Euromicro Symposium on Digital Systems Design (DSD 2002), 2002

2001
Synthesis of ASM-based Self-Checking Controllers.
Proceedings of the Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 2001

Survivable Self-Checking Sequential Circuits.
Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2001), 2001

2000
Self-checking Synchronous FSM Network Design with Low Overhead.
VLSI Design, 2000

1999
Self-Checking of FPGA-Based Control Units.
Proceedings of the 9th Great Lakes Symposium on VLSI (GLS-VLSI '99), 1999

1998
Controlware for Learning Using Mobile Robots.
Comput. Sci. Educ., 1998

1996
Cognitive-Conceptual Model for Integrating Robotics and Control Into the Curriculum.
Comput. Sci. Educ., 1996

1995
Scheduling a two-machine robotic cell: A solvable case.
Ann. Oper. Res., 1995


  Loading...